irqdomain: Protect the linear revmap with RCU
[linux-block.git] / include / linux / irqdomain.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
08a543ad
GL
2/*
3 * irq_domain - IRQ translation domains
4 *
5 * Translation infrastructure between hw and linux irq numbers. This is
6 * helpful for interrupt controllers to implement mapping between hardware
7 * irq numbers and the Linux irq number space.
8 *
e7a46c81
MZ
9 * irq_domains also have hooks for translating device tree or other
10 * firmware interrupt representations into a hardware irq number that
11 * can be mapped back to a Linux irq number without any extra platform
12 * support code.
08a543ad 13 *
7bb69bad
GL
14 * Interrupt controller "domain" data structure. This could be defined as a
15 * irq domain controller. That is, it handles the mapping between hardware
16 * and virtual interrupt numbers for a given interrupt domain. The domain
17 * structure is generally created by the PIC code for a given PIC instance
18 * (though a domain can cover more than one PIC if they have a flat number
19 * model). It's the domain callbacks that are responsible for setting the
20 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 21 *
e7a46c81
MZ
22 * The host code and data structures use a fwnode_handle pointer to
23 * identify the domain. In some cases, and in order to preserve source
24 * code compatibility, this fwnode pointer is "upgraded" to a DT
25 * device_node. For those firmware infrastructures that do not provide
26 * a unique identifier for an interrupt controller, the irq_domain
27 * code offers a fwnode allocator.
08a543ad 28 */
7bb69bad 29
08a543ad
GL
30#ifndef _LINUX_IRQDOMAIN_H
31#define _LINUX_IRQDOMAIN_H
32
7bb69bad 33#include <linux/types.h>
1b537708 34#include <linux/irqhandler.h>
f110711a 35#include <linux/of.h>
f1d78358 36#include <linux/mutex.h>
7bb69bad 37#include <linux/radix-tree.h>
08a543ad 38
08a543ad 39struct device_node;
08219fb1 40struct fwnode_handle;
08a543ad 41struct irq_domain;
f8264e34
JL
42struct irq_chip;
43struct irq_data;
06ee6d57 44struct cpumask;
c3e7239a 45struct seq_file;
bec04037 46struct irq_affinity_desc;
7bb69bad 47
11e4438e
MZ
48#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
49
50/**
51 * struct irq_fwspec - generic IRQ specifier structure
52 *
53 * @fwnode: Pointer to a firmware-specific descriptor
54 * @param_count: Number of device-specific parameters
55 * @param: Device-specific parameters
56 *
57 * This structure, directly modeled after of_phandle_args, is used to
58 * pass a device-specific description of an interrupt.
59 */
60struct irq_fwspec {
61 struct fwnode_handle *fwnode;
62 int param_count;
63 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
64};
65
ad3aedfb
MZ
66/*
67 * Should several domains have the same device node, but serve
68 * different purposes (for example one domain is for PCI/MSI, and the
69 * other for wired IRQs), they can be distinguished using a
70 * bus-specific token. Most domains are expected to only carry
71 * DOMAIN_BUS_ANY.
72 */
73enum irq_domain_bus_token {
74 DOMAIN_BUS_ANY = 0,
530cbe10 75 DOMAIN_BUS_WIRED,
61ce8d8d 76 DOMAIN_BUS_GENERIC_MSI,
0380839d 77 DOMAIN_BUS_PCI_MSI,
c706c239 78 DOMAIN_BUS_PLATFORM_MSI,
a5716070 79 DOMAIN_BUS_NEXUS,
29d5c8db 80 DOMAIN_BUS_IPI,
9b1b282c 81 DOMAIN_BUS_FSL_MC_MSI,
49b32315 82 DOMAIN_BUS_TI_SCI_INTA_MSI,
d46bca2b 83 DOMAIN_BUS_WAKEUP,
c6c9e283 84 DOMAIN_BUS_VMD_MSI,
ad3aedfb
MZ
85};
86
08a543ad
GL
87/**
88 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
89 * @match: Match an interrupt controller device node to a host, returns
90 * 1 on a match
91 * @map: Create or update a mapping between a virtual irq number and a hw
92 * irq number. This is called only once for a given mapping.
93 * @unmap: Dispose of such a mapping
7bb69bad
GL
94 * @xlate: Given a device tree node and interrupt specifier, decode
95 * the hardware irq number and linux irq type value.
96 *
97 * Functions below are provided by the driver and called whenever a new mapping
98 * is created or an old mapping is disposed. The driver can then proceed to
99 * whatever internal data structures management is required. It also needs
100 * to setup the irq_desc when returning from map().
08a543ad
GL
101 */
102struct irq_domain_ops {
ad3aedfb
MZ
103 int (*match)(struct irq_domain *d, struct device_node *node,
104 enum irq_domain_bus_token bus_token);
651e8b54
MZ
105 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
106 enum irq_domain_bus_token bus_token);
7bb69bad
GL
107 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
108 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
109 int (*xlate)(struct irq_domain *d, struct device_node *node,
110 const u32 *intspec, unsigned int intsize,
111 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
112#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
113 /* extended V2 interfaces to support hierarchy irq_domains */
114 int (*alloc)(struct irq_domain *d, unsigned int virq,
115 unsigned int nr_irqs, void *arg);
116 void (*free)(struct irq_domain *d, unsigned int virq,
117 unsigned int nr_irqs);
702cb0a0 118 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool reserve);
f8264e34 119 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
120 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
121 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 122#endif
c3e7239a
TG
123#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
124 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
125 struct irq_data *irqd, int ind);
126#endif
08a543ad
GL
127};
128
088f40b7
TG
129extern struct irq_domain_ops irq_generic_chip_ops;
130
131struct irq_domain_chip_generic;
132
08a543ad
GL
133/**
134 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 135 * @link: Element in global irq_domain list.
1aa0dd94 136 * @name: Name of interrupt domain
7bb69bad
GL
137 * @ops: pointer to irq_domain methods
138 * @host_data: private data pointer for use by owner. Not touched by irq_domain
139 * core code.
f8264e34 140 * @flags: host per irq_domain flags
9dc6be3d 141 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
142 *
143 * Optional elements
4b821300
DL
144 * @fwnode: Pointer to firmware node associated with the irq_domain. Pretty easy
145 * to swap it for the of_node via the irq_domain_get_of_node accessor
1aa0dd94
GL
146 * @gc: Pointer to a list of generic chips. There is a helper function for
147 * setting up one or more generic chips for interrupt controllers
148 * drivers using the generic chip library which uses this pointer.
f8264e34 149 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
1aa0dd94
GL
150 *
151 * Revmap data, used internally by irq_domain
1da02736 152 * @revmap_size: Size of the linear map table @revmap[]
1aa0dd94 153 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
d4a45c68 154 * @revmap_mutex: Lock for the revmap
48b15a79 155 * @revmap: Linear table of irq_data pointers
08a543ad
GL
156 */
157struct irq_domain {
7bb69bad 158 struct list_head link;
0bb4afb4 159 const char *name;
a18dc81b 160 const struct irq_domain_ops *ops;
7bb69bad 161 void *host_data;
f8264e34 162 unsigned int flags;
9dc6be3d 163 unsigned int mapcount;
7bb69bad 164
1aa0dd94 165 /* Optional data */
f110711a 166 struct fwnode_handle *fwnode;
ad3aedfb 167 enum irq_domain_bus_token bus_token;
088f40b7 168 struct irq_domain_chip_generic *gc;
f8264e34
JL
169#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
170 struct irq_domain *parent;
171#endif
cef5075c 172
1aa0dd94 173 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 174 irq_hw_number_t hwirq_max;
1aa0dd94
GL
175 unsigned int revmap_size;
176 struct radix_tree_root revmap_tree;
d4a45c68
MZ
177 struct mutex revmap_mutex;
178 struct irq_data __rcu *revmap[];
08a543ad
GL
179};
180
f8264e34
JL
181/* Irq domain flags */
182enum {
183 /* Irq domain is hierarchical */
184 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
185
6a6544e5 186 /* Irq domain name was allocated in __irq_domain_add() */
2546287c 187 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 1),
36d72731 188
0abefbaa
QY
189 /* Irq domain is an IPI domain with virq per cpu */
190 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
191
192 /* Irq domain is an IPI domain with single virq */
193 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
194
631a9639
EA
195 /* Irq domain implements MSIs */
196 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
197
198 /* Irq domain implements MSI remapping */
199 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
200
6f1a4891
TG
201 /*
202 * Quirk to handle MSI implementations which do not provide
203 * masking. Currently known to affect x86, but partially
204 * handled in core code.
205 */
206 IRQ_DOMAIN_MSI_NOMASK_QUIRK = (1 << 6),
207
4f86a06e
MZ
208 /* Irq domain doesn't translate anything */
209 IRQ_DOMAIN_FLAG_NO_MAP = (1 << 7),
210
f8264e34
JL
211 /*
212 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
213 * for implementation specific purposes and ignored by the
214 * core code.
215 */
216 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
217};
218
10abc7df
MZ
219static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
220{
f110711a 221 return to_of_node(d->fwnode);
10abc7df
MZ
222}
223
7bb69bad 224#ifdef CONFIG_IRQ_DOMAIN
d59f6617 225struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
b977fcf4 226 const char *name, phys_addr_t *pa);
d59f6617
TG
227
228enum {
229 IRQCHIP_FWNODE_REAL,
230 IRQCHIP_FWNODE_NAMED,
231 IRQCHIP_FWNODE_NAMED_ID,
232};
233
234static inline
235struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
236{
237 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
238}
239
240static inline
241struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
242{
243 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
244 NULL);
245}
246
b977fcf4 247static inline struct fwnode_handle *irq_domain_alloc_fwnode(phys_addr_t *pa)
d59f6617 248{
b977fcf4 249 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, pa);
d59f6617
TG
250}
251
b145dcc4 252void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 253struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 254 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
255 const struct irq_domain_ops *ops,
256 void *host_data);
67196fea
AS
257struct irq_domain *irq_domain_create_simple(struct fwnode_handle *fwnode,
258 unsigned int size,
259 unsigned int first_irq,
260 const struct irq_domain_ops *ops,
261 void *host_data);
a8db8cf0 262struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
263 unsigned int size,
264 unsigned int first_irq,
265 irq_hw_number_t first_hwirq,
a18dc81b 266 const struct irq_domain_ops *ops,
a8db8cf0 267 void *host_data);
b6e95788
AS
268struct irq_domain *irq_domain_create_legacy(struct fwnode_handle *fwnode,
269 unsigned int size,
270 unsigned int first_irq,
271 irq_hw_number_t first_hwirq,
272 const struct irq_domain_ops *ops,
273 void *host_data);
651e8b54 274extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 275 enum irq_domain_bus_token bus_token);
c7b41f0a 276extern bool irq_domain_check_msi_remap(void);
fa40f377 277extern void irq_set_default_host(struct irq_domain *host);
9f199dd3 278extern struct irq_domain *irq_get_default_host(void);
ac0a0cd2 279extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57 280 irq_hw_number_t hwirq, int node,
bec04037 281 const struct irq_affinity_desc *affinity);
fa40f377 282
1bf4ddc4
MZ
283static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
284{
285 return node ? &node->fwnode : NULL;
286}
287
db3e50f3
SA
288extern const struct fwnode_operations irqchip_fwnode_ops;
289
75aba7b0
SS
290static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
291{
db3e50f3 292 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
293}
294
61d0a000
MZ
295extern void irq_domain_update_bus_token(struct irq_domain *domain,
296 enum irq_domain_bus_token bus_token);
297
651e8b54
MZ
298static inline
299struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
300 enum irq_domain_bus_token bus_token)
301{
302 struct irq_fwspec fwspec = {
303 .fwnode = fwnode,
304 };
305
306 return irq_find_matching_fwspec(&fwspec, bus_token);
307}
308
130b8c6c
MZ
309static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
310 enum irq_domain_bus_token bus_token)
311{
1bf4ddc4 312 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
313}
314
ad3aedfb
MZ
315static inline struct irq_domain *irq_find_host(struct device_node *node)
316{
64619343
MZ
317 struct irq_domain *d;
318
319 d = irq_find_matching_host(node, DOMAIN_BUS_WIRED);
320 if (!d)
321 d = irq_find_matching_host(node, DOMAIN_BUS_ANY);
322
323 return d;
ad3aedfb
MZ
324}
325
67196fea
AS
326static inline struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
327 unsigned int size,
328 unsigned int first_irq,
329 const struct irq_domain_ops *ops,
330 void *host_data)
331{
332 return irq_domain_create_simple(of_node_to_fwnode(of_node), size, first_irq, ops, host_data);
333}
334
fa40f377
GL
335/**
336 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
337 * @of_node: pointer to interrupt controller's device tree node.
338 * @size: Number of interrupts in the domain.
339 * @ops: map/unmap domain callbacks
340 * @host_data: Controller private data pointer
341 */
342static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 343 unsigned int size,
a18dc81b 344 const struct irq_domain_ops *ops,
fa40f377
GL
345 void *host_data)
346{
1bf4ddc4 347 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377 348}
e37af801
MZ
349
350#ifdef CONFIG_IRQ_DOMAIN_NOMAP
fa40f377 351static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 352 unsigned int max_irq,
a18dc81b 353 const struct irq_domain_ops *ops,
fa40f377
GL
354 void *host_data)
355{
1bf4ddc4 356 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 357}
e37af801
MZ
358
359extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
360#endif
361
cef5075c
GL
362static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
363 const struct irq_domain_ops *ops,
364 void *host_data)
365{
1bf4ddc4
MZ
366 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
367}
368
369static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
370 unsigned int size,
371 const struct irq_domain_ops *ops,
372 void *host_data)
373{
374 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
375}
376
377static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
378 const struct irq_domain_ops *ops,
379 void *host_data)
380{
381 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 382}
58ee99ad
PM
383
384extern void irq_domain_remove(struct irq_domain *host);
385
ddaf144c
GL
386extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
387 irq_hw_number_t hwirq);
388extern void irq_domain_associate_many(struct irq_domain *domain,
389 unsigned int irq_base,
390 irq_hw_number_t hwirq_base, int count);
98aa468e 391
bb4c6910
LV
392extern unsigned int irq_create_mapping_affinity(struct irq_domain *host,
393 irq_hw_number_t hwirq,
394 const struct irq_affinity_desc *affinity);
c0131f09 395extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 396extern void irq_dispose_mapping(unsigned int virq);
d3dcb436 397
bb4c6910
LV
398static inline unsigned int irq_create_mapping(struct irq_domain *host,
399 irq_hw_number_t hwirq)
400{
401 return irq_create_mapping_affinity(host, hwirq, NULL);
402}
403
d3dcb436 404/**
1da02736 405 * irq_find_mapping() - Find a linux irq from a hw irq number.
d3dcb436
GL
406 * @domain: domain owning this hardware interrupt
407 * @hwirq: hardware irq number in that domain space
d3dcb436 408 */
1da02736
MZ
409extern unsigned int irq_find_mapping(struct irq_domain *host,
410 irq_hw_number_t hwirq);
411
d3dcb436
GL
412static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
413 irq_hw_number_t hwirq)
414{
1da02736 415 return irq_find_mapping(domain, hwirq);
d3dcb436 416}
1da02736 417
a18dc81b 418extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
419
420/* stock xlate functions */
421int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
422 const u32 *intspec, unsigned int intsize,
423 irq_hw_number_t *out_hwirq, unsigned int *out_type);
424int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
425 const u32 *intspec, unsigned int intsize,
426 irq_hw_number_t *out_hwirq, unsigned int *out_type);
427int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
428 const u32 *intspec, unsigned int intsize,
429 irq_hw_number_t *out_hwirq, unsigned int *out_type);
430
b5c231d8
BM
431int irq_domain_translate_twocell(struct irq_domain *d,
432 struct irq_fwspec *fwspec,
433 unsigned long *out_hwirq,
434 unsigned int *out_type);
435
b01eccea
YS
436int irq_domain_translate_onecell(struct irq_domain *d,
437 struct irq_fwspec *fwspec,
438 unsigned long *out_hwirq,
439 unsigned int *out_type);
440
d17bf24e 441/* IPI functions */
7cec18a3
MR
442int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
443int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 444
f8264e34
JL
445/* V2 interfaces to support hierarchy IRQ domains. */
446extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
447 unsigned int virq);
5f22f5c6
SA
448extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
449 irq_hw_number_t hwirq, struct irq_chip *chip,
450 void *chip_data, irq_flow_handler_t handler,
451 void *handler_data, const char *handler_name);
5c8f77a2 452extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
f8264e34 453#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 454extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 455 unsigned int flags, unsigned int size,
2a5e9a07 456 struct fwnode_handle *fwnode,
afb7da83 457 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
458
459static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
460 unsigned int flags,
461 unsigned int size,
462 struct device_node *node,
463 const struct irq_domain_ops *ops,
464 void *host_data)
465{
466 return irq_domain_create_hierarchy(parent, flags, size,
467 of_node_to_fwnode(node),
468 ops, host_data);
469}
470
f8264e34
JL
471extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
472 unsigned int nr_irqs, int node, void *arg,
bec04037
DL
473 bool realloc,
474 const struct irq_affinity_desc *affinity);
f8264e34 475extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 476extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
477extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
478
479static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
480 unsigned int nr_irqs, int node, void *arg)
481{
06ee6d57
TG
482 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
483 NULL);
f8264e34
JL
484}
485
6a6544e5 486extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
487 unsigned int irq_base,
488 unsigned int nr_irqs, void *arg);
f8264e34
JL
489extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
490 unsigned int virq,
491 irq_hw_number_t hwirq,
492 struct irq_chip *chip,
493 void *chip_data);
f8264e34
JL
494extern void irq_domain_free_irqs_common(struct irq_domain *domain,
495 unsigned int virq,
496 unsigned int nr_irqs);
497extern void irq_domain_free_irqs_top(struct irq_domain *domain,
498 unsigned int virq, unsigned int nr_irqs);
499
495c38d3
DD
500extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
501extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
502
36d72731
JL
503extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
504 unsigned int irq_base,
505 unsigned int nr_irqs, void *arg);
f8264e34 506
36d72731
JL
507extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
508 unsigned int irq_base,
509 unsigned int nr_irqs);
f8264e34 510
55567976
MZ
511extern int irq_domain_disconnect_hierarchy(struct irq_domain *domain,
512 unsigned int virq);
513
f8264e34
JL
514static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
515{
516 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
517}
0abefbaa
QY
518
519static inline bool irq_domain_is_ipi(struct irq_domain *domain)
520{
521 return domain->flags &
522 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
523}
524
525static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
526{
527 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
528}
529
530static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
531{
532 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
533}
631a9639
EA
534
535static inline bool irq_domain_is_msi(struct irq_domain *domain)
536{
537 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
538}
539
540static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
541{
542 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
543}
544
545extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
546
f8264e34 547#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
548static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
549 unsigned int nr_irqs, int node, void *arg)
550{
551 return -1;
552}
553
1e2a7d78
JH
554static inline void irq_domain_free_irqs(unsigned int virq,
555 unsigned int nr_irqs) { }
556
f8264e34
JL
557static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
558{
559 return false;
560}
0abefbaa
QY
561
562static inline bool irq_domain_is_ipi(struct irq_domain *domain)
563{
564 return false;
565}
566
567static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
568{
569 return false;
570}
571
572static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
573{
574 return false;
575}
631a9639
EA
576
577static inline bool irq_domain_is_msi(struct irq_domain *domain)
578{
579 return false;
580}
581
582static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
583{
584 return false;
585}
586
587static inline bool
588irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
589{
590 return false;
591}
f8264e34
JL
592#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
593
d593f25f
GL
594#else /* CONFIG_IRQ_DOMAIN */
595static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
596static inline struct irq_domain *irq_find_matching_fwnode(
597 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
598{
599 return NULL;
600}
b3e22847
MYK
601static inline bool irq_domain_check_msi_remap(void)
602{
603 return false;
604}
d593f25f 605#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 606
08a543ad 607#endif /* _LINUX_IRQDOMAIN_H */