irqchip: Add Kconfig menu
[linux-2.6-block.git] / include / linux / irqdomain.h
CommitLineData
08a543ad
GL
1/*
2 * irq_domain - IRQ translation domains
3 *
4 * Translation infrastructure between hw and linux irq numbers. This is
5 * helpful for interrupt controllers to implement mapping between hardware
6 * irq numbers and the Linux irq number space.
7 *
e7a46c81
MZ
8 * irq_domains also have hooks for translating device tree or other
9 * firmware interrupt representations into a hardware irq number that
10 * can be mapped back to a Linux irq number without any extra platform
11 * support code.
08a543ad 12 *
7bb69bad
GL
13 * Interrupt controller "domain" data structure. This could be defined as a
14 * irq domain controller. That is, it handles the mapping between hardware
15 * and virtual interrupt numbers for a given interrupt domain. The domain
16 * structure is generally created by the PIC code for a given PIC instance
17 * (though a domain can cover more than one PIC if they have a flat number
18 * model). It's the domain callbacks that are responsible for setting the
19 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 20 *
e7a46c81
MZ
21 * The host code and data structures use a fwnode_handle pointer to
22 * identify the domain. In some cases, and in order to preserve source
23 * code compatibility, this fwnode pointer is "upgraded" to a DT
24 * device_node. For those firmware infrastructures that do not provide
25 * a unique identifier for an interrupt controller, the irq_domain
26 * code offers a fwnode allocator.
08a543ad 27 */
7bb69bad 28
08a543ad
GL
29#ifndef _LINUX_IRQDOMAIN_H
30#define _LINUX_IRQDOMAIN_H
31
7bb69bad 32#include <linux/types.h>
1b537708 33#include <linux/irqhandler.h>
f110711a 34#include <linux/of.h>
7bb69bad 35#include <linux/radix-tree.h>
08a543ad 36
08a543ad
GL
37struct device_node;
38struct irq_domain;
7bb69bad 39struct of_device_id;
f8264e34
JL
40struct irq_chip;
41struct irq_data;
06ee6d57 42struct cpumask;
c3e7239a 43struct seq_file;
7bb69bad 44
1bc04f2c
GL
45/* Number of irqs reserved for a legacy isa controller */
46#define NUM_ISA_INTERRUPTS 16
47
11e4438e
MZ
48#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
49
50/**
51 * struct irq_fwspec - generic IRQ specifier structure
52 *
53 * @fwnode: Pointer to a firmware-specific descriptor
54 * @param_count: Number of device-specific parameters
55 * @param: Device-specific parameters
56 *
57 * This structure, directly modeled after of_phandle_args, is used to
58 * pass a device-specific description of an interrupt.
59 */
60struct irq_fwspec {
61 struct fwnode_handle *fwnode;
62 int param_count;
63 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
64};
65
ad3aedfb
MZ
66/*
67 * Should several domains have the same device node, but serve
68 * different purposes (for example one domain is for PCI/MSI, and the
69 * other for wired IRQs), they can be distinguished using a
70 * bus-specific token. Most domains are expected to only carry
71 * DOMAIN_BUS_ANY.
72 */
73enum irq_domain_bus_token {
74 DOMAIN_BUS_ANY = 0,
530cbe10 75 DOMAIN_BUS_WIRED,
0380839d 76 DOMAIN_BUS_PCI_MSI,
c706c239 77 DOMAIN_BUS_PLATFORM_MSI,
a5716070 78 DOMAIN_BUS_NEXUS,
29d5c8db 79 DOMAIN_BUS_IPI,
9b1b282c 80 DOMAIN_BUS_FSL_MC_MSI,
ad3aedfb
MZ
81};
82
08a543ad
GL
83/**
84 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
85 * @match: Match an interrupt controller device node to a host, returns
86 * 1 on a match
87 * @map: Create or update a mapping between a virtual irq number and a hw
88 * irq number. This is called only once for a given mapping.
89 * @unmap: Dispose of such a mapping
7bb69bad
GL
90 * @xlate: Given a device tree node and interrupt specifier, decode
91 * the hardware irq number and linux irq type value.
92 *
93 * Functions below are provided by the driver and called whenever a new mapping
94 * is created or an old mapping is disposed. The driver can then proceed to
95 * whatever internal data structures management is required. It also needs
96 * to setup the irq_desc when returning from map().
08a543ad
GL
97 */
98struct irq_domain_ops {
ad3aedfb
MZ
99 int (*match)(struct irq_domain *d, struct device_node *node,
100 enum irq_domain_bus_token bus_token);
651e8b54
MZ
101 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
102 enum irq_domain_bus_token bus_token);
7bb69bad
GL
103 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
104 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
105 int (*xlate)(struct irq_domain *d, struct device_node *node,
106 const u32 *intspec, unsigned int intsize,
107 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
108#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
109 /* extended V2 interfaces to support hierarchy irq_domains */
110 int (*alloc)(struct irq_domain *d, unsigned int virq,
111 unsigned int nr_irqs, void *arg);
112 void (*free)(struct irq_domain *d, unsigned int virq,
113 unsigned int nr_irqs);
72491643 114 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool early);
f8264e34 115 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
116 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
117 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 118#endif
c3e7239a
TG
119#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
120 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
121 struct irq_data *irqd, int ind);
122#endif
08a543ad
GL
123};
124
088f40b7
TG
125extern struct irq_domain_ops irq_generic_chip_ops;
126
127struct irq_domain_chip_generic;
128
08a543ad
GL
129/**
130 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 131 * @link: Element in global irq_domain list.
1aa0dd94 132 * @name: Name of interrupt domain
7bb69bad
GL
133 * @ops: pointer to irq_domain methods
134 * @host_data: private data pointer for use by owner. Not touched by irq_domain
135 * core code.
f8264e34 136 * @flags: host per irq_domain flags
9dc6be3d 137 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
138 *
139 * Optional elements
140 * @of_node: Pointer to device tree nodes associated with the irq_domain. Used
141 * when decoding device tree interrupt specifiers.
142 * @gc: Pointer to a list of generic chips. There is a helper function for
143 * setting up one or more generic chips for interrupt controllers
144 * drivers using the generic chip library which uses this pointer.
f8264e34 145 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
087cdfb6 146 * @debugfs_file: dentry for the domain debugfs file
1aa0dd94
GL
147 *
148 * Revmap data, used internally by irq_domain
149 * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that
150 * support direct mapping
151 * @revmap_size: Size of the linear map table @linear_revmap[]
152 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
153 * @linear_revmap: Linear table of hwirq->virq reverse mappings
08a543ad
GL
154 */
155struct irq_domain {
7bb69bad 156 struct list_head link;
0bb4afb4 157 const char *name;
a18dc81b 158 const struct irq_domain_ops *ops;
7bb69bad 159 void *host_data;
f8264e34 160 unsigned int flags;
9dc6be3d 161 unsigned int mapcount;
7bb69bad 162
1aa0dd94 163 /* Optional data */
f110711a 164 struct fwnode_handle *fwnode;
ad3aedfb 165 enum irq_domain_bus_token bus_token;
088f40b7 166 struct irq_domain_chip_generic *gc;
f8264e34
JL
167#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
168 struct irq_domain *parent;
169#endif
087cdfb6
TG
170#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
171 struct dentry *debugfs_file;
172#endif
cef5075c 173
1aa0dd94 174 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 175 irq_hw_number_t hwirq_max;
1aa0dd94
GL
176 unsigned int revmap_direct_max_irq;
177 unsigned int revmap_size;
178 struct radix_tree_root revmap_tree;
cef5075c 179 unsigned int linear_revmap[];
08a543ad
GL
180};
181
f8264e34
JL
182/* Irq domain flags */
183enum {
184 /* Irq domain is hierarchical */
185 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
186
6a6544e5
MZ
187 /* Irq domain name was allocated in __irq_domain_add() */
188 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 6),
36d72731 189
0abefbaa
QY
190 /* Irq domain is an IPI domain with virq per cpu */
191 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
192
193 /* Irq domain is an IPI domain with single virq */
194 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
195
631a9639
EA
196 /* Irq domain implements MSIs */
197 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
198
199 /* Irq domain implements MSI remapping */
200 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
201
f8264e34
JL
202 /*
203 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
204 * for implementation specific purposes and ignored by the
205 * core code.
206 */
207 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
208};
209
10abc7df
MZ
210static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
211{
f110711a 212 return to_of_node(d->fwnode);
10abc7df
MZ
213}
214
7bb69bad 215#ifdef CONFIG_IRQ_DOMAIN
d59f6617
TG
216struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
217 const char *name, void *data);
218
219enum {
220 IRQCHIP_FWNODE_REAL,
221 IRQCHIP_FWNODE_NAMED,
222 IRQCHIP_FWNODE_NAMED_ID,
223};
224
225static inline
226struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
227{
228 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
229}
230
231static inline
232struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
233{
234 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
235 NULL);
236}
237
238static inline struct fwnode_handle *irq_domain_alloc_fwnode(void *data)
239{
240 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, data);
241}
242
b145dcc4 243void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 244struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 245 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
246 const struct irq_domain_ops *ops,
247 void *host_data);
781d0f46
MB
248struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
249 unsigned int size,
250 unsigned int first_irq,
251 const struct irq_domain_ops *ops,
252 void *host_data);
a8db8cf0 253struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
254 unsigned int size,
255 unsigned int first_irq,
256 irq_hw_number_t first_hwirq,
a18dc81b 257 const struct irq_domain_ops *ops,
a8db8cf0 258 void *host_data);
651e8b54 259extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 260 enum irq_domain_bus_token bus_token);
c7b41f0a 261extern bool irq_domain_check_msi_remap(void);
fa40f377 262extern void irq_set_default_host(struct irq_domain *host);
ac0a0cd2 263extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57
TG
264 irq_hw_number_t hwirq, int node,
265 const struct cpumask *affinity);
fa40f377 266
1bf4ddc4
MZ
267static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
268{
269 return node ? &node->fwnode : NULL;
270}
271
db3e50f3
SA
272extern const struct fwnode_operations irqchip_fwnode_ops;
273
75aba7b0
SS
274static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
275{
db3e50f3 276 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
277}
278
61d0a000
MZ
279extern void irq_domain_update_bus_token(struct irq_domain *domain,
280 enum irq_domain_bus_token bus_token);
281
651e8b54
MZ
282static inline
283struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
284 enum irq_domain_bus_token bus_token)
285{
286 struct irq_fwspec fwspec = {
287 .fwnode = fwnode,
288 };
289
290 return irq_find_matching_fwspec(&fwspec, bus_token);
291}
292
130b8c6c
MZ
293static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
294 enum irq_domain_bus_token bus_token)
295{
1bf4ddc4 296 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
297}
298
ad3aedfb
MZ
299static inline struct irq_domain *irq_find_host(struct device_node *node)
300{
301 return irq_find_matching_host(node, DOMAIN_BUS_ANY);
302}
303
fa40f377
GL
304/**
305 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
306 * @of_node: pointer to interrupt controller's device tree node.
307 * @size: Number of interrupts in the domain.
308 * @ops: map/unmap domain callbacks
309 * @host_data: Controller private data pointer
310 */
311static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 312 unsigned int size,
a18dc81b 313 const struct irq_domain_ops *ops,
fa40f377
GL
314 void *host_data)
315{
1bf4ddc4 316 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
317}
318static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 319 unsigned int max_irq,
a18dc81b 320 const struct irq_domain_ops *ops,
fa40f377
GL
321 void *host_data)
322{
1bf4ddc4 323 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 324}
1bc04f2c
GL
325static inline struct irq_domain *irq_domain_add_legacy_isa(
326 struct device_node *of_node,
a18dc81b 327 const struct irq_domain_ops *ops,
1bc04f2c
GL
328 void *host_data)
329{
330 return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops,
331 host_data);
332}
cef5075c
GL
333static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
334 const struct irq_domain_ops *ops,
335 void *host_data)
336{
1bf4ddc4
MZ
337 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
338}
339
340static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
341 unsigned int size,
342 const struct irq_domain_ops *ops,
343 void *host_data)
344{
345 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
346}
347
348static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
349 const struct irq_domain_ops *ops,
350 void *host_data)
351{
352 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 353}
58ee99ad
PM
354
355extern void irq_domain_remove(struct irq_domain *host);
356
ddaf144c
GL
357extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
358 irq_hw_number_t hwirq);
359extern void irq_domain_associate_many(struct irq_domain *domain,
360 unsigned int irq_base,
361 irq_hw_number_t hwirq_base, int count);
43a77591
JL
362extern void irq_domain_disassociate(struct irq_domain *domain,
363 unsigned int irq);
98aa468e 364
cc79ca69
GL
365extern unsigned int irq_create_mapping(struct irq_domain *host,
366 irq_hw_number_t hwirq);
c0131f09 367extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 368extern void irq_dispose_mapping(unsigned int virq);
d3dcb436
GL
369
370/**
371 * irq_linear_revmap() - Find a linux irq from a hw irq number.
372 * @domain: domain owning this hardware interrupt
373 * @hwirq: hardware irq number in that domain space
374 *
375 * This is a fast path alternative to irq_find_mapping() that can be
376 * called directly by irq controller code to save a handful of
377 * instructions. It is always safe to call, but won't find irqs mapped
378 * using the radix tree.
379 */
380static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
381 irq_hw_number_t hwirq)
382{
383 return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0;
384}
cc79ca69
GL
385extern unsigned int irq_find_mapping(struct irq_domain *host,
386 irq_hw_number_t hwirq);
387extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
98aa468e
GL
388extern int irq_create_strict_mappings(struct irq_domain *domain,
389 unsigned int irq_base,
390 irq_hw_number_t hwirq_base, int count);
391
392static inline int irq_create_identity_mapping(struct irq_domain *host,
393 irq_hw_number_t hwirq)
394{
395 return irq_create_strict_mappings(host, hwirq, hwirq, 1);
396}
397
a18dc81b 398extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
399
400/* stock xlate functions */
401int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
402 const u32 *intspec, unsigned int intsize,
403 irq_hw_number_t *out_hwirq, unsigned int *out_type);
404int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
405 const u32 *intspec, unsigned int intsize,
406 irq_hw_number_t *out_hwirq, unsigned int *out_type);
407int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
408 const u32 *intspec, unsigned int intsize,
409 irq_hw_number_t *out_hwirq, unsigned int *out_type);
410
d17bf24e 411/* IPI functions */
7cec18a3
MR
412int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
413int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 414
f8264e34
JL
415/* V2 interfaces to support hierarchy IRQ domains. */
416extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
417 unsigned int virq);
5f22f5c6
SA
418extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
419 irq_hw_number_t hwirq, struct irq_chip *chip,
420 void *chip_data, irq_flow_handler_t handler,
421 void *handler_data, const char *handler_name);
f8264e34 422#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 423extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 424 unsigned int flags, unsigned int size,
2a5e9a07 425 struct fwnode_handle *fwnode,
afb7da83 426 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
427
428static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
429 unsigned int flags,
430 unsigned int size,
431 struct device_node *node,
432 const struct irq_domain_ops *ops,
433 void *host_data)
434{
435 return irq_domain_create_hierarchy(parent, flags, size,
436 of_node_to_fwnode(node),
437 ops, host_data);
438}
439
f8264e34
JL
440extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
441 unsigned int nr_irqs, int node, void *arg,
06ee6d57 442 bool realloc, const struct cpumask *affinity);
f8264e34 443extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 444extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
445extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
446
447static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
448 unsigned int nr_irqs, int node, void *arg)
449{
06ee6d57
TG
450 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
451 NULL);
f8264e34
JL
452}
453
6a6544e5 454extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
455 unsigned int irq_base,
456 unsigned int nr_irqs, void *arg);
f8264e34
JL
457extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
458 unsigned int virq,
459 irq_hw_number_t hwirq,
460 struct irq_chip *chip,
461 void *chip_data);
462extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
463extern void irq_domain_free_irqs_common(struct irq_domain *domain,
464 unsigned int virq,
465 unsigned int nr_irqs);
466extern void irq_domain_free_irqs_top(struct irq_domain *domain,
467 unsigned int virq, unsigned int nr_irqs);
468
495c38d3
DD
469extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
470extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
471
36d72731
JL
472extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
473 unsigned int irq_base,
474 unsigned int nr_irqs, void *arg);
f8264e34 475
36d72731
JL
476extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
477 unsigned int irq_base,
478 unsigned int nr_irqs);
f8264e34
JL
479
480static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
481{
482 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
483}
0abefbaa
QY
484
485static inline bool irq_domain_is_ipi(struct irq_domain *domain)
486{
487 return domain->flags &
488 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
489}
490
491static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
492{
493 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
494}
495
496static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
497{
498 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
499}
631a9639
EA
500
501static inline bool irq_domain_is_msi(struct irq_domain *domain)
502{
503 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
504}
505
506static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
507{
508 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
509}
510
511extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
512
f8264e34 513#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
514static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
515 unsigned int nr_irqs, int node, void *arg)
516{
517 return -1;
518}
519
1e2a7d78
JH
520static inline void irq_domain_free_irqs(unsigned int virq,
521 unsigned int nr_irqs) { }
522
f8264e34
JL
523static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
524{
525 return false;
526}
0abefbaa
QY
527
528static inline bool irq_domain_is_ipi(struct irq_domain *domain)
529{
530 return false;
531}
532
533static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
534{
535 return false;
536}
537
538static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
539{
540 return false;
541}
631a9639
EA
542
543static inline bool irq_domain_is_msi(struct irq_domain *domain)
544{
545 return false;
546}
547
548static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
549{
550 return false;
551}
552
553static inline bool
554irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
555{
556 return false;
557}
f8264e34
JL
558#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
559
d593f25f
GL
560#else /* CONFIG_IRQ_DOMAIN */
561static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
562static inline struct irq_domain *irq_find_matching_fwnode(
563 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
564{
565 return NULL;
566}
b3e22847
MYK
567static inline bool irq_domain_check_msi_remap(void)
568{
569 return false;
570}
d593f25f 571#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 572
08a543ad 573#endif /* _LINUX_IRQDOMAIN_H */