Merge tag 'v5.14-rc6' into locking/core, to pick up fixes
[linux-block.git] / include / linux / irqdomain.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
08a543ad
GL
2/*
3 * irq_domain - IRQ translation domains
4 *
5 * Translation infrastructure between hw and linux irq numbers. This is
6 * helpful for interrupt controllers to implement mapping between hardware
7 * irq numbers and the Linux irq number space.
8 *
e7a46c81
MZ
9 * irq_domains also have hooks for translating device tree or other
10 * firmware interrupt representations into a hardware irq number that
11 * can be mapped back to a Linux irq number without any extra platform
12 * support code.
08a543ad 13 *
7bb69bad
GL
14 * Interrupt controller "domain" data structure. This could be defined as a
15 * irq domain controller. That is, it handles the mapping between hardware
16 * and virtual interrupt numbers for a given interrupt domain. The domain
17 * structure is generally created by the PIC code for a given PIC instance
18 * (though a domain can cover more than one PIC if they have a flat number
19 * model). It's the domain callbacks that are responsible for setting the
20 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 21 *
e7a46c81
MZ
22 * The host code and data structures use a fwnode_handle pointer to
23 * identify the domain. In some cases, and in order to preserve source
24 * code compatibility, this fwnode pointer is "upgraded" to a DT
25 * device_node. For those firmware infrastructures that do not provide
26 * a unique identifier for an interrupt controller, the irq_domain
27 * code offers a fwnode allocator.
08a543ad 28 */
7bb69bad 29
08a543ad
GL
30#ifndef _LINUX_IRQDOMAIN_H
31#define _LINUX_IRQDOMAIN_H
32
7bb69bad 33#include <linux/types.h>
1b537708 34#include <linux/irqhandler.h>
f110711a 35#include <linux/of.h>
f1d78358 36#include <linux/mutex.h>
7bb69bad 37#include <linux/radix-tree.h>
08a543ad 38
08a543ad 39struct device_node;
08219fb1 40struct fwnode_handle;
08a543ad 41struct irq_domain;
f8264e34
JL
42struct irq_chip;
43struct irq_data;
d22558dd 44struct irq_desc;
06ee6d57 45struct cpumask;
c3e7239a 46struct seq_file;
bec04037 47struct irq_affinity_desc;
7bb69bad 48
11e4438e
MZ
49#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
50
51/**
52 * struct irq_fwspec - generic IRQ specifier structure
53 *
54 * @fwnode: Pointer to a firmware-specific descriptor
55 * @param_count: Number of device-specific parameters
56 * @param: Device-specific parameters
57 *
58 * This structure, directly modeled after of_phandle_args, is used to
59 * pass a device-specific description of an interrupt.
60 */
61struct irq_fwspec {
62 struct fwnode_handle *fwnode;
63 int param_count;
64 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
65};
66
ad3aedfb
MZ
67/*
68 * Should several domains have the same device node, but serve
69 * different purposes (for example one domain is for PCI/MSI, and the
70 * other for wired IRQs), they can be distinguished using a
71 * bus-specific token. Most domains are expected to only carry
72 * DOMAIN_BUS_ANY.
73 */
74enum irq_domain_bus_token {
75 DOMAIN_BUS_ANY = 0,
530cbe10 76 DOMAIN_BUS_WIRED,
61ce8d8d 77 DOMAIN_BUS_GENERIC_MSI,
0380839d 78 DOMAIN_BUS_PCI_MSI,
c706c239 79 DOMAIN_BUS_PLATFORM_MSI,
a5716070 80 DOMAIN_BUS_NEXUS,
29d5c8db 81 DOMAIN_BUS_IPI,
9b1b282c 82 DOMAIN_BUS_FSL_MC_MSI,
49b32315 83 DOMAIN_BUS_TI_SCI_INTA_MSI,
d46bca2b 84 DOMAIN_BUS_WAKEUP,
c6c9e283 85 DOMAIN_BUS_VMD_MSI,
ad3aedfb
MZ
86};
87
08a543ad
GL
88/**
89 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
90 * @match: Match an interrupt controller device node to a host, returns
91 * 1 on a match
92 * @map: Create or update a mapping between a virtual irq number and a hw
93 * irq number. This is called only once for a given mapping.
94 * @unmap: Dispose of such a mapping
7bb69bad
GL
95 * @xlate: Given a device tree node and interrupt specifier, decode
96 * the hardware irq number and linux irq type value.
97 *
98 * Functions below are provided by the driver and called whenever a new mapping
99 * is created or an old mapping is disposed. The driver can then proceed to
100 * whatever internal data structures management is required. It also needs
101 * to setup the irq_desc when returning from map().
08a543ad
GL
102 */
103struct irq_domain_ops {
ad3aedfb
MZ
104 int (*match)(struct irq_domain *d, struct device_node *node,
105 enum irq_domain_bus_token bus_token);
651e8b54
MZ
106 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
107 enum irq_domain_bus_token bus_token);
7bb69bad
GL
108 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
109 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
110 int (*xlate)(struct irq_domain *d, struct device_node *node,
111 const u32 *intspec, unsigned int intsize,
112 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
113#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
114 /* extended V2 interfaces to support hierarchy irq_domains */
115 int (*alloc)(struct irq_domain *d, unsigned int virq,
116 unsigned int nr_irqs, void *arg);
117 void (*free)(struct irq_domain *d, unsigned int virq,
118 unsigned int nr_irqs);
702cb0a0 119 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool reserve);
f8264e34 120 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
121 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
122 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 123#endif
c3e7239a
TG
124#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
125 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
126 struct irq_data *irqd, int ind);
127#endif
08a543ad
GL
128};
129
088f40b7
TG
130extern struct irq_domain_ops irq_generic_chip_ops;
131
132struct irq_domain_chip_generic;
133
08a543ad
GL
134/**
135 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 136 * @link: Element in global irq_domain list.
1aa0dd94 137 * @name: Name of interrupt domain
7bb69bad
GL
138 * @ops: pointer to irq_domain methods
139 * @host_data: private data pointer for use by owner. Not touched by irq_domain
140 * core code.
f8264e34 141 * @flags: host per irq_domain flags
9dc6be3d 142 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
143 *
144 * Optional elements
4b821300
DL
145 * @fwnode: Pointer to firmware node associated with the irq_domain. Pretty easy
146 * to swap it for the of_node via the irq_domain_get_of_node accessor
1aa0dd94
GL
147 * @gc: Pointer to a list of generic chips. There is a helper function for
148 * setting up one or more generic chips for interrupt controllers
149 * drivers using the generic chip library which uses this pointer.
f8264e34 150 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
1aa0dd94
GL
151 *
152 * Revmap data, used internally by irq_domain
1da02736 153 * @revmap_size: Size of the linear map table @revmap[]
1aa0dd94 154 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
d4a45c68 155 * @revmap_mutex: Lock for the revmap
48b15a79 156 * @revmap: Linear table of irq_data pointers
08a543ad
GL
157 */
158struct irq_domain {
7bb69bad 159 struct list_head link;
0bb4afb4 160 const char *name;
a18dc81b 161 const struct irq_domain_ops *ops;
7bb69bad 162 void *host_data;
f8264e34 163 unsigned int flags;
9dc6be3d 164 unsigned int mapcount;
7bb69bad 165
1aa0dd94 166 /* Optional data */
f110711a 167 struct fwnode_handle *fwnode;
ad3aedfb 168 enum irq_domain_bus_token bus_token;
088f40b7 169 struct irq_domain_chip_generic *gc;
f8264e34
JL
170#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
171 struct irq_domain *parent;
172#endif
cef5075c 173
1aa0dd94 174 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 175 irq_hw_number_t hwirq_max;
1aa0dd94
GL
176 unsigned int revmap_size;
177 struct radix_tree_root revmap_tree;
d4a45c68
MZ
178 struct mutex revmap_mutex;
179 struct irq_data __rcu *revmap[];
08a543ad
GL
180};
181
f8264e34
JL
182/* Irq domain flags */
183enum {
184 /* Irq domain is hierarchical */
185 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
186
6a6544e5 187 /* Irq domain name was allocated in __irq_domain_add() */
2546287c 188 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 1),
36d72731 189
0abefbaa
QY
190 /* Irq domain is an IPI domain with virq per cpu */
191 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
192
193 /* Irq domain is an IPI domain with single virq */
194 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
195
631a9639
EA
196 /* Irq domain implements MSIs */
197 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
198
199 /* Irq domain implements MSI remapping */
200 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
201
6f1a4891
TG
202 /*
203 * Quirk to handle MSI implementations which do not provide
204 * masking. Currently known to affect x86, but partially
205 * handled in core code.
206 */
207 IRQ_DOMAIN_MSI_NOMASK_QUIRK = (1 << 6),
208
4f86a06e
MZ
209 /* Irq domain doesn't translate anything */
210 IRQ_DOMAIN_FLAG_NO_MAP = (1 << 7),
211
f8264e34
JL
212 /*
213 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
214 * for implementation specific purposes and ignored by the
215 * core code.
216 */
217 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
218};
219
10abc7df
MZ
220static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
221{
f110711a 222 return to_of_node(d->fwnode);
10abc7df
MZ
223}
224
7bb69bad 225#ifdef CONFIG_IRQ_DOMAIN
d59f6617 226struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
b977fcf4 227 const char *name, phys_addr_t *pa);
d59f6617
TG
228
229enum {
230 IRQCHIP_FWNODE_REAL,
231 IRQCHIP_FWNODE_NAMED,
232 IRQCHIP_FWNODE_NAMED_ID,
233};
234
235static inline
236struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
237{
238 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
239}
240
241static inline
242struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
243{
244 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
245 NULL);
246}
247
b977fcf4 248static inline struct fwnode_handle *irq_domain_alloc_fwnode(phys_addr_t *pa)
d59f6617 249{
b977fcf4 250 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, pa);
d59f6617
TG
251}
252
b145dcc4 253void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 254struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 255 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
256 const struct irq_domain_ops *ops,
257 void *host_data);
67196fea
AS
258struct irq_domain *irq_domain_create_simple(struct fwnode_handle *fwnode,
259 unsigned int size,
260 unsigned int first_irq,
261 const struct irq_domain_ops *ops,
262 void *host_data);
a8db8cf0 263struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
264 unsigned int size,
265 unsigned int first_irq,
266 irq_hw_number_t first_hwirq,
a18dc81b 267 const struct irq_domain_ops *ops,
a8db8cf0 268 void *host_data);
b6e95788
AS
269struct irq_domain *irq_domain_create_legacy(struct fwnode_handle *fwnode,
270 unsigned int size,
271 unsigned int first_irq,
272 irq_hw_number_t first_hwirq,
273 const struct irq_domain_ops *ops,
274 void *host_data);
651e8b54 275extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 276 enum irq_domain_bus_token bus_token);
c7b41f0a 277extern bool irq_domain_check_msi_remap(void);
fa40f377 278extern void irq_set_default_host(struct irq_domain *host);
9f199dd3 279extern struct irq_domain *irq_get_default_host(void);
ac0a0cd2 280extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57 281 irq_hw_number_t hwirq, int node,
bec04037 282 const struct irq_affinity_desc *affinity);
fa40f377 283
1bf4ddc4
MZ
284static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
285{
286 return node ? &node->fwnode : NULL;
287}
288
db3e50f3
SA
289extern const struct fwnode_operations irqchip_fwnode_ops;
290
75aba7b0
SS
291static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
292{
db3e50f3 293 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
294}
295
61d0a000
MZ
296extern void irq_domain_update_bus_token(struct irq_domain *domain,
297 enum irq_domain_bus_token bus_token);
298
651e8b54
MZ
299static inline
300struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
301 enum irq_domain_bus_token bus_token)
302{
303 struct irq_fwspec fwspec = {
304 .fwnode = fwnode,
305 };
306
307 return irq_find_matching_fwspec(&fwspec, bus_token);
308}
309
130b8c6c
MZ
310static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
311 enum irq_domain_bus_token bus_token)
312{
1bf4ddc4 313 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
314}
315
ad3aedfb
MZ
316static inline struct irq_domain *irq_find_host(struct device_node *node)
317{
64619343
MZ
318 struct irq_domain *d;
319
320 d = irq_find_matching_host(node, DOMAIN_BUS_WIRED);
321 if (!d)
322 d = irq_find_matching_host(node, DOMAIN_BUS_ANY);
323
324 return d;
ad3aedfb
MZ
325}
326
67196fea
AS
327static inline struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
328 unsigned int size,
329 unsigned int first_irq,
330 const struct irq_domain_ops *ops,
331 void *host_data)
332{
333 return irq_domain_create_simple(of_node_to_fwnode(of_node), size, first_irq, ops, host_data);
334}
335
fa40f377
GL
336/**
337 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
338 * @of_node: pointer to interrupt controller's device tree node.
339 * @size: Number of interrupts in the domain.
340 * @ops: map/unmap domain callbacks
341 * @host_data: Controller private data pointer
342 */
343static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 344 unsigned int size,
a18dc81b 345 const struct irq_domain_ops *ops,
fa40f377
GL
346 void *host_data)
347{
1bf4ddc4 348 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377 349}
e37af801
MZ
350
351#ifdef CONFIG_IRQ_DOMAIN_NOMAP
fa40f377 352static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 353 unsigned int max_irq,
a18dc81b 354 const struct irq_domain_ops *ops,
fa40f377
GL
355 void *host_data)
356{
1bf4ddc4 357 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 358}
e37af801
MZ
359
360extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
361#endif
362
cef5075c
GL
363static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
364 const struct irq_domain_ops *ops,
365 void *host_data)
366{
1bf4ddc4
MZ
367 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
368}
369
370static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
371 unsigned int size,
372 const struct irq_domain_ops *ops,
373 void *host_data)
374{
375 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
376}
377
378static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
379 const struct irq_domain_ops *ops,
380 void *host_data)
381{
382 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 383}
58ee99ad
PM
384
385extern void irq_domain_remove(struct irq_domain *host);
386
ddaf144c
GL
387extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
388 irq_hw_number_t hwirq);
389extern void irq_domain_associate_many(struct irq_domain *domain,
390 unsigned int irq_base,
391 irq_hw_number_t hwirq_base, int count);
98aa468e 392
bb4c6910
LV
393extern unsigned int irq_create_mapping_affinity(struct irq_domain *host,
394 irq_hw_number_t hwirq,
395 const struct irq_affinity_desc *affinity);
c0131f09 396extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 397extern void irq_dispose_mapping(unsigned int virq);
d3dcb436 398
bb4c6910
LV
399static inline unsigned int irq_create_mapping(struct irq_domain *host,
400 irq_hw_number_t hwirq)
401{
402 return irq_create_mapping_affinity(host, hwirq, NULL);
403}
404
d22558dd
MZ
405extern struct irq_desc *__irq_resolve_mapping(struct irq_domain *domain,
406 irq_hw_number_t hwirq,
407 unsigned int *irq);
408
409static inline struct irq_desc *irq_resolve_mapping(struct irq_domain *domain,
410 irq_hw_number_t hwirq)
411{
412 return __irq_resolve_mapping(domain, hwirq, NULL);
413}
414
d3dcb436 415/**
1da02736 416 * irq_find_mapping() - Find a linux irq from a hw irq number.
d3dcb436
GL
417 * @domain: domain owning this hardware interrupt
418 * @hwirq: hardware irq number in that domain space
d3dcb436 419 */
d22558dd
MZ
420static inline unsigned int irq_find_mapping(struct irq_domain *domain,
421 irq_hw_number_t hwirq)
422{
423 unsigned int irq;
424
425 if (__irq_resolve_mapping(domain, hwirq, &irq))
426 return irq;
427
428 return 0;
429}
1da02736 430
d3dcb436
GL
431static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
432 irq_hw_number_t hwirq)
433{
1da02736 434 return irq_find_mapping(domain, hwirq);
d3dcb436 435}
1da02736 436
a18dc81b 437extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
438
439/* stock xlate functions */
440int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
441 const u32 *intspec, unsigned int intsize,
442 irq_hw_number_t *out_hwirq, unsigned int *out_type);
443int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
444 const u32 *intspec, unsigned int intsize,
445 irq_hw_number_t *out_hwirq, unsigned int *out_type);
446int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
447 const u32 *intspec, unsigned int intsize,
448 irq_hw_number_t *out_hwirq, unsigned int *out_type);
449
b5c231d8
BM
450int irq_domain_translate_twocell(struct irq_domain *d,
451 struct irq_fwspec *fwspec,
452 unsigned long *out_hwirq,
453 unsigned int *out_type);
454
b01eccea
YS
455int irq_domain_translate_onecell(struct irq_domain *d,
456 struct irq_fwspec *fwspec,
457 unsigned long *out_hwirq,
458 unsigned int *out_type);
459
d17bf24e 460/* IPI functions */
7cec18a3
MR
461int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
462int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 463
f8264e34
JL
464/* V2 interfaces to support hierarchy IRQ domains. */
465extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
466 unsigned int virq);
5f22f5c6
SA
467extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
468 irq_hw_number_t hwirq, struct irq_chip *chip,
469 void *chip_data, irq_flow_handler_t handler,
470 void *handler_data, const char *handler_name);
5c8f77a2 471extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
f8264e34 472#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 473extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 474 unsigned int flags, unsigned int size,
2a5e9a07 475 struct fwnode_handle *fwnode,
afb7da83 476 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
477
478static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
479 unsigned int flags,
480 unsigned int size,
481 struct device_node *node,
482 const struct irq_domain_ops *ops,
483 void *host_data)
484{
485 return irq_domain_create_hierarchy(parent, flags, size,
486 of_node_to_fwnode(node),
487 ops, host_data);
488}
489
f8264e34
JL
490extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
491 unsigned int nr_irqs, int node, void *arg,
bec04037
DL
492 bool realloc,
493 const struct irq_affinity_desc *affinity);
f8264e34 494extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 495extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
496extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
497
498static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
499 unsigned int nr_irqs, int node, void *arg)
500{
06ee6d57
TG
501 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
502 NULL);
f8264e34
JL
503}
504
6a6544e5 505extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
506 unsigned int irq_base,
507 unsigned int nr_irqs, void *arg);
f8264e34
JL
508extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
509 unsigned int virq,
510 irq_hw_number_t hwirq,
511 struct irq_chip *chip,
512 void *chip_data);
f8264e34
JL
513extern void irq_domain_free_irqs_common(struct irq_domain *domain,
514 unsigned int virq,
515 unsigned int nr_irqs);
516extern void irq_domain_free_irqs_top(struct irq_domain *domain,
517 unsigned int virq, unsigned int nr_irqs);
518
495c38d3
DD
519extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
520extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
521
36d72731
JL
522extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
523 unsigned int irq_base,
524 unsigned int nr_irqs, void *arg);
f8264e34 525
36d72731
JL
526extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
527 unsigned int irq_base,
528 unsigned int nr_irqs);
f8264e34 529
55567976
MZ
530extern int irq_domain_disconnect_hierarchy(struct irq_domain *domain,
531 unsigned int virq);
532
f8264e34
JL
533static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
534{
535 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
536}
0abefbaa
QY
537
538static inline bool irq_domain_is_ipi(struct irq_domain *domain)
539{
540 return domain->flags &
541 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
542}
543
544static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
545{
546 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
547}
548
549static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
550{
551 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
552}
631a9639
EA
553
554static inline bool irq_domain_is_msi(struct irq_domain *domain)
555{
556 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
557}
558
559static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
560{
561 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
562}
563
564extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
565
f8264e34 566#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
567static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
568 unsigned int nr_irqs, int node, void *arg)
569{
570 return -1;
571}
572
1e2a7d78
JH
573static inline void irq_domain_free_irqs(unsigned int virq,
574 unsigned int nr_irqs) { }
575
f8264e34
JL
576static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
577{
578 return false;
579}
0abefbaa
QY
580
581static inline bool irq_domain_is_ipi(struct irq_domain *domain)
582{
583 return false;
584}
585
586static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
587{
588 return false;
589}
590
591static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
592{
593 return false;
594}
631a9639
EA
595
596static inline bool irq_domain_is_msi(struct irq_domain *domain)
597{
598 return false;
599}
600
601static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
602{
603 return false;
604}
605
606static inline bool
607irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
608{
609 return false;
610}
f8264e34
JL
611#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
612
d593f25f
GL
613#else /* CONFIG_IRQ_DOMAIN */
614static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
615static inline struct irq_domain *irq_find_matching_fwnode(
616 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
617{
618 return NULL;
619}
b3e22847
MYK
620static inline bool irq_domain_check_msi_remap(void)
621{
622 return false;
623}
d593f25f 624#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 625
08a543ad 626#endif /* _LINUX_IRQDOMAIN_H */