Commit | Line | Data |
---|---|---|
08a543ad GL |
1 | /* |
2 | * irq_domain - IRQ translation domains | |
3 | * | |
4 | * Translation infrastructure between hw and linux irq numbers. This is | |
5 | * helpful for interrupt controllers to implement mapping between hardware | |
6 | * irq numbers and the Linux irq number space. | |
7 | * | |
e7a46c81 MZ |
8 | * irq_domains also have hooks for translating device tree or other |
9 | * firmware interrupt representations into a hardware irq number that | |
10 | * can be mapped back to a Linux irq number without any extra platform | |
11 | * support code. | |
08a543ad | 12 | * |
7bb69bad GL |
13 | * Interrupt controller "domain" data structure. This could be defined as a |
14 | * irq domain controller. That is, it handles the mapping between hardware | |
15 | * and virtual interrupt numbers for a given interrupt domain. The domain | |
16 | * structure is generally created by the PIC code for a given PIC instance | |
17 | * (though a domain can cover more than one PIC if they have a flat number | |
18 | * model). It's the domain callbacks that are responsible for setting the | |
19 | * irq_chip on a given irq_desc after it's been mapped. | |
cc79ca69 | 20 | * |
e7a46c81 MZ |
21 | * The host code and data structures use a fwnode_handle pointer to |
22 | * identify the domain. In some cases, and in order to preserve source | |
23 | * code compatibility, this fwnode pointer is "upgraded" to a DT | |
24 | * device_node. For those firmware infrastructures that do not provide | |
25 | * a unique identifier for an interrupt controller, the irq_domain | |
26 | * code offers a fwnode allocator. | |
08a543ad | 27 | */ |
7bb69bad | 28 | |
08a543ad GL |
29 | #ifndef _LINUX_IRQDOMAIN_H |
30 | #define _LINUX_IRQDOMAIN_H | |
31 | ||
7bb69bad | 32 | #include <linux/types.h> |
1b537708 | 33 | #include <linux/irqhandler.h> |
f110711a | 34 | #include <linux/of.h> |
7bb69bad | 35 | #include <linux/radix-tree.h> |
08a543ad | 36 | |
08a543ad GL |
37 | struct device_node; |
38 | struct irq_domain; | |
7bb69bad | 39 | struct of_device_id; |
f8264e34 JL |
40 | struct irq_chip; |
41 | struct irq_data; | |
7bb69bad | 42 | |
1bc04f2c GL |
43 | /* Number of irqs reserved for a legacy isa controller */ |
44 | #define NUM_ISA_INTERRUPTS 16 | |
45 | ||
11e4438e MZ |
46 | #define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16 |
47 | ||
48 | /** | |
49 | * struct irq_fwspec - generic IRQ specifier structure | |
50 | * | |
51 | * @fwnode: Pointer to a firmware-specific descriptor | |
52 | * @param_count: Number of device-specific parameters | |
53 | * @param: Device-specific parameters | |
54 | * | |
55 | * This structure, directly modeled after of_phandle_args, is used to | |
56 | * pass a device-specific description of an interrupt. | |
57 | */ | |
58 | struct irq_fwspec { | |
59 | struct fwnode_handle *fwnode; | |
60 | int param_count; | |
61 | u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS]; | |
62 | }; | |
63 | ||
ad3aedfb MZ |
64 | /* |
65 | * Should several domains have the same device node, but serve | |
66 | * different purposes (for example one domain is for PCI/MSI, and the | |
67 | * other for wired IRQs), they can be distinguished using a | |
68 | * bus-specific token. Most domains are expected to only carry | |
69 | * DOMAIN_BUS_ANY. | |
70 | */ | |
71 | enum irq_domain_bus_token { | |
72 | DOMAIN_BUS_ANY = 0, | |
530cbe10 | 73 | DOMAIN_BUS_WIRED, |
0380839d | 74 | DOMAIN_BUS_PCI_MSI, |
c706c239 | 75 | DOMAIN_BUS_PLATFORM_MSI, |
a5716070 | 76 | DOMAIN_BUS_NEXUS, |
29d5c8db | 77 | DOMAIN_BUS_IPI, |
ad3aedfb MZ |
78 | }; |
79 | ||
08a543ad GL |
80 | /** |
81 | * struct irq_domain_ops - Methods for irq_domain objects | |
7bb69bad GL |
82 | * @match: Match an interrupt controller device node to a host, returns |
83 | * 1 on a match | |
84 | * @map: Create or update a mapping between a virtual irq number and a hw | |
85 | * irq number. This is called only once for a given mapping. | |
86 | * @unmap: Dispose of such a mapping | |
7bb69bad GL |
87 | * @xlate: Given a device tree node and interrupt specifier, decode |
88 | * the hardware irq number and linux irq type value. | |
89 | * | |
90 | * Functions below are provided by the driver and called whenever a new mapping | |
91 | * is created or an old mapping is disposed. The driver can then proceed to | |
92 | * whatever internal data structures management is required. It also needs | |
93 | * to setup the irq_desc when returning from map(). | |
08a543ad GL |
94 | */ |
95 | struct irq_domain_ops { | |
ad3aedfb MZ |
96 | int (*match)(struct irq_domain *d, struct device_node *node, |
97 | enum irq_domain_bus_token bus_token); | |
7bb69bad GL |
98 | int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw); |
99 | void (*unmap)(struct irq_domain *d, unsigned int virq); | |
7bb69bad GL |
100 | int (*xlate)(struct irq_domain *d, struct device_node *node, |
101 | const u32 *intspec, unsigned int intsize, | |
102 | unsigned long *out_hwirq, unsigned int *out_type); | |
f8264e34 JL |
103 | |
104 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY | |
105 | /* extended V2 interfaces to support hierarchy irq_domains */ | |
106 | int (*alloc)(struct irq_domain *d, unsigned int virq, | |
107 | unsigned int nr_irqs, void *arg); | |
108 | void (*free)(struct irq_domain *d, unsigned int virq, | |
109 | unsigned int nr_irqs); | |
110 | void (*activate)(struct irq_domain *d, struct irq_data *irq_data); | |
111 | void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data); | |
11e4438e MZ |
112 | int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec, |
113 | unsigned long *out_hwirq, unsigned int *out_type); | |
f8264e34 | 114 | #endif |
08a543ad GL |
115 | }; |
116 | ||
088f40b7 TG |
117 | extern struct irq_domain_ops irq_generic_chip_ops; |
118 | ||
119 | struct irq_domain_chip_generic; | |
120 | ||
08a543ad GL |
121 | /** |
122 | * struct irq_domain - Hardware interrupt number translation object | |
7bb69bad | 123 | * @link: Element in global irq_domain list. |
1aa0dd94 | 124 | * @name: Name of interrupt domain |
7bb69bad GL |
125 | * @ops: pointer to irq_domain methods |
126 | * @host_data: private data pointer for use by owner. Not touched by irq_domain | |
127 | * core code. | |
f8264e34 | 128 | * @flags: host per irq_domain flags |
1aa0dd94 GL |
129 | * |
130 | * Optional elements | |
131 | * @of_node: Pointer to device tree nodes associated with the irq_domain. Used | |
132 | * when decoding device tree interrupt specifiers. | |
133 | * @gc: Pointer to a list of generic chips. There is a helper function for | |
134 | * setting up one or more generic chips for interrupt controllers | |
135 | * drivers using the generic chip library which uses this pointer. | |
f8264e34 | 136 | * @parent: Pointer to parent irq_domain to support hierarchy irq_domains |
1aa0dd94 GL |
137 | * |
138 | * Revmap data, used internally by irq_domain | |
139 | * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that | |
140 | * support direct mapping | |
141 | * @revmap_size: Size of the linear map table @linear_revmap[] | |
142 | * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map | |
143 | * @linear_revmap: Linear table of hwirq->virq reverse mappings | |
08a543ad GL |
144 | */ |
145 | struct irq_domain { | |
7bb69bad | 146 | struct list_head link; |
0bb4afb4 | 147 | const char *name; |
a18dc81b | 148 | const struct irq_domain_ops *ops; |
7bb69bad | 149 | void *host_data; |
f8264e34 | 150 | unsigned int flags; |
7bb69bad | 151 | |
1aa0dd94 | 152 | /* Optional data */ |
f110711a | 153 | struct fwnode_handle *fwnode; |
ad3aedfb | 154 | enum irq_domain_bus_token bus_token; |
088f40b7 | 155 | struct irq_domain_chip_generic *gc; |
f8264e34 JL |
156 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
157 | struct irq_domain *parent; | |
158 | #endif | |
cef5075c | 159 | |
1aa0dd94 | 160 | /* reverse map data. The linear map gets appended to the irq_domain */ |
ddaf144c | 161 | irq_hw_number_t hwirq_max; |
1aa0dd94 GL |
162 | unsigned int revmap_direct_max_irq; |
163 | unsigned int revmap_size; | |
164 | struct radix_tree_root revmap_tree; | |
cef5075c | 165 | unsigned int linear_revmap[]; |
08a543ad GL |
166 | }; |
167 | ||
f8264e34 JL |
168 | /* Irq domain flags */ |
169 | enum { | |
170 | /* Irq domain is hierarchical */ | |
171 | IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0), | |
172 | ||
36d72731 JL |
173 | /* Core calls alloc/free recursive through the domain hierarchy. */ |
174 | IRQ_DOMAIN_FLAG_AUTO_RECURSIVE = (1 << 1), | |
175 | ||
0abefbaa QY |
176 | /* Irq domain is an IPI domain with virq per cpu */ |
177 | IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2), | |
178 | ||
179 | /* Irq domain is an IPI domain with single virq */ | |
180 | IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3), | |
181 | ||
f8264e34 JL |
182 | /* |
183 | * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved | |
184 | * for implementation specific purposes and ignored by the | |
185 | * core code. | |
186 | */ | |
187 | IRQ_DOMAIN_FLAG_NONCORE = (1 << 16), | |
188 | }; | |
189 | ||
10abc7df MZ |
190 | static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d) |
191 | { | |
f110711a | 192 | return to_of_node(d->fwnode); |
10abc7df MZ |
193 | } |
194 | ||
7bb69bad | 195 | #ifdef CONFIG_IRQ_DOMAIN |
b145dcc4 MZ |
196 | struct fwnode_handle *irq_domain_alloc_fwnode(void *data); |
197 | void irq_domain_free_fwnode(struct fwnode_handle *fwnode); | |
1bf4ddc4 | 198 | struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size, |
ddaf144c | 199 | irq_hw_number_t hwirq_max, int direct_max, |
fa40f377 GL |
200 | const struct irq_domain_ops *ops, |
201 | void *host_data); | |
781d0f46 MB |
202 | struct irq_domain *irq_domain_add_simple(struct device_node *of_node, |
203 | unsigned int size, | |
204 | unsigned int first_irq, | |
205 | const struct irq_domain_ops *ops, | |
206 | void *host_data); | |
a8db8cf0 | 207 | struct irq_domain *irq_domain_add_legacy(struct device_node *of_node, |
1bc04f2c GL |
208 | unsigned int size, |
209 | unsigned int first_irq, | |
210 | irq_hw_number_t first_hwirq, | |
a18dc81b | 211 | const struct irq_domain_ops *ops, |
a8db8cf0 | 212 | void *host_data); |
130b8c6c MZ |
213 | extern struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode, |
214 | enum irq_domain_bus_token bus_token); | |
fa40f377 | 215 | extern void irq_set_default_host(struct irq_domain *host); |
ac0a0cd2 QY |
216 | extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs, |
217 | irq_hw_number_t hwirq, int node); | |
fa40f377 | 218 | |
1bf4ddc4 MZ |
219 | static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node) |
220 | { | |
221 | return node ? &node->fwnode : NULL; | |
222 | } | |
223 | ||
75aba7b0 SS |
224 | static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode) |
225 | { | |
226 | return fwnode && fwnode->type == FWNODE_IRQCHIP; | |
227 | } | |
228 | ||
130b8c6c MZ |
229 | static inline struct irq_domain *irq_find_matching_host(struct device_node *node, |
230 | enum irq_domain_bus_token bus_token) | |
231 | { | |
1bf4ddc4 | 232 | return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token); |
130b8c6c MZ |
233 | } |
234 | ||
ad3aedfb MZ |
235 | static inline struct irq_domain *irq_find_host(struct device_node *node) |
236 | { | |
237 | return irq_find_matching_host(node, DOMAIN_BUS_ANY); | |
238 | } | |
239 | ||
fa40f377 GL |
240 | /** |
241 | * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain. | |
242 | * @of_node: pointer to interrupt controller's device tree node. | |
243 | * @size: Number of interrupts in the domain. | |
244 | * @ops: map/unmap domain callbacks | |
245 | * @host_data: Controller private data pointer | |
246 | */ | |
247 | static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node, | |
a8db8cf0 | 248 | unsigned int size, |
a18dc81b | 249 | const struct irq_domain_ops *ops, |
fa40f377 GL |
250 | void *host_data) |
251 | { | |
1bf4ddc4 | 252 | return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data); |
fa40f377 GL |
253 | } |
254 | static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node, | |
6fa6c8e2 | 255 | unsigned int max_irq, |
a18dc81b | 256 | const struct irq_domain_ops *ops, |
fa40f377 GL |
257 | void *host_data) |
258 | { | |
1bf4ddc4 | 259 | return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data); |
fa40f377 | 260 | } |
1bc04f2c GL |
261 | static inline struct irq_domain *irq_domain_add_legacy_isa( |
262 | struct device_node *of_node, | |
a18dc81b | 263 | const struct irq_domain_ops *ops, |
1bc04f2c GL |
264 | void *host_data) |
265 | { | |
266 | return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops, | |
267 | host_data); | |
268 | } | |
cef5075c GL |
269 | static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node, |
270 | const struct irq_domain_ops *ops, | |
271 | void *host_data) | |
272 | { | |
1bf4ddc4 MZ |
273 | return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data); |
274 | } | |
275 | ||
276 | static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode, | |
277 | unsigned int size, | |
278 | const struct irq_domain_ops *ops, | |
279 | void *host_data) | |
280 | { | |
281 | return __irq_domain_add(fwnode, size, size, 0, ops, host_data); | |
282 | } | |
283 | ||
284 | static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode, | |
285 | const struct irq_domain_ops *ops, | |
286 | void *host_data) | |
287 | { | |
288 | return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data); | |
cef5075c | 289 | } |
58ee99ad PM |
290 | |
291 | extern void irq_domain_remove(struct irq_domain *host); | |
292 | ||
ddaf144c GL |
293 | extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq, |
294 | irq_hw_number_t hwirq); | |
295 | extern void irq_domain_associate_many(struct irq_domain *domain, | |
296 | unsigned int irq_base, | |
297 | irq_hw_number_t hwirq_base, int count); | |
43a77591 JL |
298 | extern void irq_domain_disassociate(struct irq_domain *domain, |
299 | unsigned int irq); | |
98aa468e | 300 | |
cc79ca69 GL |
301 | extern unsigned int irq_create_mapping(struct irq_domain *host, |
302 | irq_hw_number_t hwirq); | |
c0131f09 | 303 | extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec); |
cc79ca69 | 304 | extern void irq_dispose_mapping(unsigned int virq); |
d3dcb436 GL |
305 | |
306 | /** | |
307 | * irq_linear_revmap() - Find a linux irq from a hw irq number. | |
308 | * @domain: domain owning this hardware interrupt | |
309 | * @hwirq: hardware irq number in that domain space | |
310 | * | |
311 | * This is a fast path alternative to irq_find_mapping() that can be | |
312 | * called directly by irq controller code to save a handful of | |
313 | * instructions. It is always safe to call, but won't find irqs mapped | |
314 | * using the radix tree. | |
315 | */ | |
316 | static inline unsigned int irq_linear_revmap(struct irq_domain *domain, | |
317 | irq_hw_number_t hwirq) | |
318 | { | |
319 | return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0; | |
320 | } | |
cc79ca69 GL |
321 | extern unsigned int irq_find_mapping(struct irq_domain *host, |
322 | irq_hw_number_t hwirq); | |
323 | extern unsigned int irq_create_direct_mapping(struct irq_domain *host); | |
98aa468e GL |
324 | extern int irq_create_strict_mappings(struct irq_domain *domain, |
325 | unsigned int irq_base, | |
326 | irq_hw_number_t hwirq_base, int count); | |
327 | ||
328 | static inline int irq_create_identity_mapping(struct irq_domain *host, | |
329 | irq_hw_number_t hwirq) | |
330 | { | |
331 | return irq_create_strict_mappings(host, hwirq, hwirq, 1); | |
332 | } | |
333 | ||
a18dc81b | 334 | extern const struct irq_domain_ops irq_domain_simple_ops; |
16b2e6e2 GL |
335 | |
336 | /* stock xlate functions */ | |
337 | int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr, | |
338 | const u32 *intspec, unsigned int intsize, | |
339 | irq_hw_number_t *out_hwirq, unsigned int *out_type); | |
340 | int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr, | |
341 | const u32 *intspec, unsigned int intsize, | |
342 | irq_hw_number_t *out_hwirq, unsigned int *out_type); | |
343 | int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr, | |
344 | const u32 *intspec, unsigned int intsize, | |
345 | irq_hw_number_t *out_hwirq, unsigned int *out_type); | |
346 | ||
f8264e34 JL |
347 | /* V2 interfaces to support hierarchy IRQ domains. */ |
348 | extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain, | |
349 | unsigned int virq); | |
5f22f5c6 SA |
350 | extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq, |
351 | irq_hw_number_t hwirq, struct irq_chip *chip, | |
352 | void *chip_data, irq_flow_handler_t handler, | |
353 | void *handler_data, const char *handler_name); | |
f8264e34 | 354 | #ifdef CONFIG_IRQ_DOMAIN_HIERARCHY |
2a5e9a07 | 355 | extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent, |
afb7da83 | 356 | unsigned int flags, unsigned int size, |
2a5e9a07 | 357 | struct fwnode_handle *fwnode, |
afb7da83 | 358 | const struct irq_domain_ops *ops, void *host_data); |
2a5e9a07 MZ |
359 | |
360 | static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent, | |
361 | unsigned int flags, | |
362 | unsigned int size, | |
363 | struct device_node *node, | |
364 | const struct irq_domain_ops *ops, | |
365 | void *host_data) | |
366 | { | |
367 | return irq_domain_create_hierarchy(parent, flags, size, | |
368 | of_node_to_fwnode(node), | |
369 | ops, host_data); | |
370 | } | |
371 | ||
f8264e34 JL |
372 | extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base, |
373 | unsigned int nr_irqs, int node, void *arg, | |
374 | bool realloc); | |
375 | extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs); | |
376 | extern void irq_domain_activate_irq(struct irq_data *irq_data); | |
377 | extern void irq_domain_deactivate_irq(struct irq_data *irq_data); | |
378 | ||
379 | static inline int irq_domain_alloc_irqs(struct irq_domain *domain, | |
380 | unsigned int nr_irqs, int node, void *arg) | |
381 | { | |
382 | return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false); | |
383 | } | |
384 | ||
c466595c MZ |
385 | extern int irq_domain_alloc_irqs_recursive(struct irq_domain *domain, |
386 | unsigned int irq_base, | |
387 | unsigned int nr_irqs, void *arg); | |
f8264e34 JL |
388 | extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain, |
389 | unsigned int virq, | |
390 | irq_hw_number_t hwirq, | |
391 | struct irq_chip *chip, | |
392 | void *chip_data); | |
393 | extern void irq_domain_reset_irq_data(struct irq_data *irq_data); | |
394 | extern void irq_domain_free_irqs_common(struct irq_domain *domain, | |
395 | unsigned int virq, | |
396 | unsigned int nr_irqs); | |
397 | extern void irq_domain_free_irqs_top(struct irq_domain *domain, | |
398 | unsigned int virq, unsigned int nr_irqs); | |
399 | ||
36d72731 JL |
400 | extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain, |
401 | unsigned int irq_base, | |
402 | unsigned int nr_irqs, void *arg); | |
f8264e34 | 403 | |
36d72731 JL |
404 | extern void irq_domain_free_irqs_parent(struct irq_domain *domain, |
405 | unsigned int irq_base, | |
406 | unsigned int nr_irqs); | |
f8264e34 JL |
407 | |
408 | static inline bool irq_domain_is_hierarchy(struct irq_domain *domain) | |
409 | { | |
410 | return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY; | |
411 | } | |
0abefbaa QY |
412 | |
413 | static inline bool irq_domain_is_ipi(struct irq_domain *domain) | |
414 | { | |
415 | return domain->flags & | |
416 | (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE); | |
417 | } | |
418 | ||
419 | static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain) | |
420 | { | |
421 | return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU; | |
422 | } | |
423 | ||
424 | static inline bool irq_domain_is_ipi_single(struct irq_domain *domain) | |
425 | { | |
426 | return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE; | |
427 | } | |
f8264e34 JL |
428 | #else /* CONFIG_IRQ_DOMAIN_HIERARCHY */ |
429 | static inline void irq_domain_activate_irq(struct irq_data *data) { } | |
430 | static inline void irq_domain_deactivate_irq(struct irq_data *data) { } | |
431 | static inline int irq_domain_alloc_irqs(struct irq_domain *domain, | |
432 | unsigned int nr_irqs, int node, void *arg) | |
433 | { | |
434 | return -1; | |
435 | } | |
436 | ||
437 | static inline bool irq_domain_is_hierarchy(struct irq_domain *domain) | |
438 | { | |
439 | return false; | |
440 | } | |
0abefbaa QY |
441 | |
442 | static inline bool irq_domain_is_ipi(struct irq_domain *domain) | |
443 | { | |
444 | return false; | |
445 | } | |
446 | ||
447 | static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain) | |
448 | { | |
449 | return false; | |
450 | } | |
451 | ||
452 | static inline bool irq_domain_is_ipi_single(struct irq_domain *domain) | |
453 | { | |
454 | return false; | |
455 | } | |
f8264e34 JL |
456 | #endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */ |
457 | ||
d593f25f GL |
458 | #else /* CONFIG_IRQ_DOMAIN */ |
459 | static inline void irq_dispose_mapping(unsigned int virq) { } | |
f8264e34 JL |
460 | static inline void irq_domain_activate_irq(struct irq_data *data) { } |
461 | static inline void irq_domain_deactivate_irq(struct irq_data *data) { } | |
471036b2 SS |
462 | static inline struct irq_domain *irq_find_matching_fwnode( |
463 | struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token) | |
464 | { | |
465 | return NULL; | |
466 | } | |
d593f25f | 467 | #endif /* !CONFIG_IRQ_DOMAIN */ |
7e713301 | 468 | |
08a543ad | 469 | #endif /* _LINUX_IRQDOMAIN_H */ |