Merge tag 'for_linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mst/vhost
[linux-2.6-block.git] / include / linux / irqdomain.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
08a543ad
GL
2/*
3 * irq_domain - IRQ translation domains
4 *
5 * Translation infrastructure between hw and linux irq numbers. This is
6 * helpful for interrupt controllers to implement mapping between hardware
7 * irq numbers and the Linux irq number space.
8 *
e7a46c81
MZ
9 * irq_domains also have hooks for translating device tree or other
10 * firmware interrupt representations into a hardware irq number that
11 * can be mapped back to a Linux irq number without any extra platform
12 * support code.
08a543ad 13 *
7bb69bad
GL
14 * Interrupt controller "domain" data structure. This could be defined as a
15 * irq domain controller. That is, it handles the mapping between hardware
16 * and virtual interrupt numbers for a given interrupt domain. The domain
17 * structure is generally created by the PIC code for a given PIC instance
18 * (though a domain can cover more than one PIC if they have a flat number
19 * model). It's the domain callbacks that are responsible for setting the
20 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 21 *
e7a46c81
MZ
22 * The host code and data structures use a fwnode_handle pointer to
23 * identify the domain. In some cases, and in order to preserve source
24 * code compatibility, this fwnode pointer is "upgraded" to a DT
25 * device_node. For those firmware infrastructures that do not provide
26 * a unique identifier for an interrupt controller, the irq_domain
27 * code offers a fwnode allocator.
08a543ad 28 */
7bb69bad 29
08a543ad
GL
30#ifndef _LINUX_IRQDOMAIN_H
31#define _LINUX_IRQDOMAIN_H
32
7bb69bad 33#include <linux/types.h>
1b537708 34#include <linux/irqhandler.h>
f110711a 35#include <linux/of.h>
f1d78358 36#include <linux/mutex.h>
7bb69bad 37#include <linux/radix-tree.h>
08a543ad 38
08a543ad 39struct device_node;
08219fb1 40struct fwnode_handle;
08a543ad 41struct irq_domain;
f8264e34
JL
42struct irq_chip;
43struct irq_data;
06ee6d57 44struct cpumask;
c3e7239a 45struct seq_file;
bec04037 46struct irq_affinity_desc;
7bb69bad 47
1bc04f2c
GL
48/* Number of irqs reserved for a legacy isa controller */
49#define NUM_ISA_INTERRUPTS 16
50
11e4438e
MZ
51#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
52
53/**
54 * struct irq_fwspec - generic IRQ specifier structure
55 *
56 * @fwnode: Pointer to a firmware-specific descriptor
57 * @param_count: Number of device-specific parameters
58 * @param: Device-specific parameters
59 *
60 * This structure, directly modeled after of_phandle_args, is used to
61 * pass a device-specific description of an interrupt.
62 */
63struct irq_fwspec {
64 struct fwnode_handle *fwnode;
65 int param_count;
66 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
67};
68
ad3aedfb
MZ
69/*
70 * Should several domains have the same device node, but serve
71 * different purposes (for example one domain is for PCI/MSI, and the
72 * other for wired IRQs), they can be distinguished using a
73 * bus-specific token. Most domains are expected to only carry
74 * DOMAIN_BUS_ANY.
75 */
76enum irq_domain_bus_token {
77 DOMAIN_BUS_ANY = 0,
530cbe10 78 DOMAIN_BUS_WIRED,
61ce8d8d 79 DOMAIN_BUS_GENERIC_MSI,
0380839d 80 DOMAIN_BUS_PCI_MSI,
c706c239 81 DOMAIN_BUS_PLATFORM_MSI,
a5716070 82 DOMAIN_BUS_NEXUS,
29d5c8db 83 DOMAIN_BUS_IPI,
9b1b282c 84 DOMAIN_BUS_FSL_MC_MSI,
49b32315 85 DOMAIN_BUS_TI_SCI_INTA_MSI,
d46bca2b 86 DOMAIN_BUS_WAKEUP,
c6c9e283 87 DOMAIN_BUS_VMD_MSI,
ad3aedfb
MZ
88};
89
08a543ad
GL
90/**
91 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
92 * @match: Match an interrupt controller device node to a host, returns
93 * 1 on a match
94 * @map: Create or update a mapping between a virtual irq number and a hw
95 * irq number. This is called only once for a given mapping.
96 * @unmap: Dispose of such a mapping
7bb69bad
GL
97 * @xlate: Given a device tree node and interrupt specifier, decode
98 * the hardware irq number and linux irq type value.
99 *
100 * Functions below are provided by the driver and called whenever a new mapping
101 * is created or an old mapping is disposed. The driver can then proceed to
102 * whatever internal data structures management is required. It also needs
103 * to setup the irq_desc when returning from map().
08a543ad
GL
104 */
105struct irq_domain_ops {
ad3aedfb
MZ
106 int (*match)(struct irq_domain *d, struct device_node *node,
107 enum irq_domain_bus_token bus_token);
651e8b54
MZ
108 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
109 enum irq_domain_bus_token bus_token);
7bb69bad
GL
110 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
111 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
112 int (*xlate)(struct irq_domain *d, struct device_node *node,
113 const u32 *intspec, unsigned int intsize,
114 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
115#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
116 /* extended V2 interfaces to support hierarchy irq_domains */
117 int (*alloc)(struct irq_domain *d, unsigned int virq,
118 unsigned int nr_irqs, void *arg);
119 void (*free)(struct irq_domain *d, unsigned int virq,
120 unsigned int nr_irqs);
702cb0a0 121 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool reserve);
f8264e34 122 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
123 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
124 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 125#endif
c3e7239a
TG
126#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
127 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
128 struct irq_data *irqd, int ind);
129#endif
08a543ad
GL
130};
131
088f40b7
TG
132extern struct irq_domain_ops irq_generic_chip_ops;
133
134struct irq_domain_chip_generic;
135
08a543ad
GL
136/**
137 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 138 * @link: Element in global irq_domain list.
1aa0dd94 139 * @name: Name of interrupt domain
7bb69bad
GL
140 * @ops: pointer to irq_domain methods
141 * @host_data: private data pointer for use by owner. Not touched by irq_domain
142 * core code.
f8264e34 143 * @flags: host per irq_domain flags
9dc6be3d 144 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
145 *
146 * Optional elements
4b821300
DL
147 * @fwnode: Pointer to firmware node associated with the irq_domain. Pretty easy
148 * to swap it for the of_node via the irq_domain_get_of_node accessor
1aa0dd94
GL
149 * @gc: Pointer to a list of generic chips. There is a helper function for
150 * setting up one or more generic chips for interrupt controllers
151 * drivers using the generic chip library which uses this pointer.
f8264e34 152 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
1aa0dd94
GL
153 *
154 * Revmap data, used internally by irq_domain
155 * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that
156 * support direct mapping
157 * @revmap_size: Size of the linear map table @linear_revmap[]
158 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
159 * @linear_revmap: Linear table of hwirq->virq reverse mappings
08a543ad
GL
160 */
161struct irq_domain {
7bb69bad 162 struct list_head link;
0bb4afb4 163 const char *name;
a18dc81b 164 const struct irq_domain_ops *ops;
7bb69bad 165 void *host_data;
f8264e34 166 unsigned int flags;
9dc6be3d 167 unsigned int mapcount;
7bb69bad 168
1aa0dd94 169 /* Optional data */
f110711a 170 struct fwnode_handle *fwnode;
ad3aedfb 171 enum irq_domain_bus_token bus_token;
088f40b7 172 struct irq_domain_chip_generic *gc;
f8264e34
JL
173#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
174 struct irq_domain *parent;
175#endif
cef5075c 176
1aa0dd94 177 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 178 irq_hw_number_t hwirq_max;
1aa0dd94
GL
179 unsigned int revmap_direct_max_irq;
180 unsigned int revmap_size;
181 struct radix_tree_root revmap_tree;
f1d78358 182 struct mutex revmap_tree_mutex;
cef5075c 183 unsigned int linear_revmap[];
08a543ad
GL
184};
185
f8264e34
JL
186/* Irq domain flags */
187enum {
188 /* Irq domain is hierarchical */
189 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
190
6a6544e5 191 /* Irq domain name was allocated in __irq_domain_add() */
2546287c 192 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 1),
36d72731 193
0abefbaa
QY
194 /* Irq domain is an IPI domain with virq per cpu */
195 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
196
197 /* Irq domain is an IPI domain with single virq */
198 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
199
631a9639
EA
200 /* Irq domain implements MSIs */
201 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
202
203 /* Irq domain implements MSI remapping */
204 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
205
6f1a4891
TG
206 /*
207 * Quirk to handle MSI implementations which do not provide
208 * masking. Currently known to affect x86, but partially
209 * handled in core code.
210 */
211 IRQ_DOMAIN_MSI_NOMASK_QUIRK = (1 << 6),
212
f8264e34
JL
213 /*
214 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
215 * for implementation specific purposes and ignored by the
216 * core code.
217 */
218 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
219};
220
10abc7df
MZ
221static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
222{
f110711a 223 return to_of_node(d->fwnode);
10abc7df
MZ
224}
225
7bb69bad 226#ifdef CONFIG_IRQ_DOMAIN
d59f6617 227struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
b977fcf4 228 const char *name, phys_addr_t *pa);
d59f6617
TG
229
230enum {
231 IRQCHIP_FWNODE_REAL,
232 IRQCHIP_FWNODE_NAMED,
233 IRQCHIP_FWNODE_NAMED_ID,
234};
235
236static inline
237struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
238{
239 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
240}
241
242static inline
243struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
244{
245 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
246 NULL);
247}
248
b977fcf4 249static inline struct fwnode_handle *irq_domain_alloc_fwnode(phys_addr_t *pa)
d59f6617 250{
b977fcf4 251 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, pa);
d59f6617
TG
252}
253
b145dcc4 254void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 255struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 256 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
257 const struct irq_domain_ops *ops,
258 void *host_data);
67196fea
AS
259struct irq_domain *irq_domain_create_simple(struct fwnode_handle *fwnode,
260 unsigned int size,
261 unsigned int first_irq,
262 const struct irq_domain_ops *ops,
263 void *host_data);
a8db8cf0 264struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
265 unsigned int size,
266 unsigned int first_irq,
267 irq_hw_number_t first_hwirq,
a18dc81b 268 const struct irq_domain_ops *ops,
a8db8cf0 269 void *host_data);
b6e95788
AS
270struct irq_domain *irq_domain_create_legacy(struct fwnode_handle *fwnode,
271 unsigned int size,
272 unsigned int first_irq,
273 irq_hw_number_t first_hwirq,
274 const struct irq_domain_ops *ops,
275 void *host_data);
651e8b54 276extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 277 enum irq_domain_bus_token bus_token);
c7b41f0a 278extern bool irq_domain_check_msi_remap(void);
fa40f377 279extern void irq_set_default_host(struct irq_domain *host);
9f199dd3 280extern struct irq_domain *irq_get_default_host(void);
ac0a0cd2 281extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57 282 irq_hw_number_t hwirq, int node,
bec04037 283 const struct irq_affinity_desc *affinity);
fa40f377 284
1bf4ddc4
MZ
285static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
286{
287 return node ? &node->fwnode : NULL;
288}
289
db3e50f3
SA
290extern const struct fwnode_operations irqchip_fwnode_ops;
291
75aba7b0
SS
292static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
293{
db3e50f3 294 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
295}
296
61d0a000
MZ
297extern void irq_domain_update_bus_token(struct irq_domain *domain,
298 enum irq_domain_bus_token bus_token);
299
651e8b54
MZ
300static inline
301struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
302 enum irq_domain_bus_token bus_token)
303{
304 struct irq_fwspec fwspec = {
305 .fwnode = fwnode,
306 };
307
308 return irq_find_matching_fwspec(&fwspec, bus_token);
309}
310
130b8c6c
MZ
311static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
312 enum irq_domain_bus_token bus_token)
313{
1bf4ddc4 314 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
315}
316
ad3aedfb
MZ
317static inline struct irq_domain *irq_find_host(struct device_node *node)
318{
64619343
MZ
319 struct irq_domain *d;
320
321 d = irq_find_matching_host(node, DOMAIN_BUS_WIRED);
322 if (!d)
323 d = irq_find_matching_host(node, DOMAIN_BUS_ANY);
324
325 return d;
ad3aedfb
MZ
326}
327
67196fea
AS
328static inline struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
329 unsigned int size,
330 unsigned int first_irq,
331 const struct irq_domain_ops *ops,
332 void *host_data)
333{
334 return irq_domain_create_simple(of_node_to_fwnode(of_node), size, first_irq, ops, host_data);
335}
336
fa40f377
GL
337/**
338 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
339 * @of_node: pointer to interrupt controller's device tree node.
340 * @size: Number of interrupts in the domain.
341 * @ops: map/unmap domain callbacks
342 * @host_data: Controller private data pointer
343 */
344static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 345 unsigned int size,
a18dc81b 346 const struct irq_domain_ops *ops,
fa40f377
GL
347 void *host_data)
348{
1bf4ddc4 349 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
350}
351static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 352 unsigned int max_irq,
a18dc81b 353 const struct irq_domain_ops *ops,
fa40f377
GL
354 void *host_data)
355{
1bf4ddc4 356 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 357}
1bc04f2c
GL
358static inline struct irq_domain *irq_domain_add_legacy_isa(
359 struct device_node *of_node,
a18dc81b 360 const struct irq_domain_ops *ops,
1bc04f2c
GL
361 void *host_data)
362{
363 return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops,
364 host_data);
365}
cef5075c
GL
366static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
367 const struct irq_domain_ops *ops,
368 void *host_data)
369{
1bf4ddc4
MZ
370 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
371}
372
373static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
374 unsigned int size,
375 const struct irq_domain_ops *ops,
376 void *host_data)
377{
378 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
379}
380
381static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
382 const struct irq_domain_ops *ops,
383 void *host_data)
384{
385 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 386}
58ee99ad
PM
387
388extern void irq_domain_remove(struct irq_domain *host);
389
ddaf144c
GL
390extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
391 irq_hw_number_t hwirq);
392extern void irq_domain_associate_many(struct irq_domain *domain,
393 unsigned int irq_base,
394 irq_hw_number_t hwirq_base, int count);
98aa468e 395
bb4c6910
LV
396extern unsigned int irq_create_mapping_affinity(struct irq_domain *host,
397 irq_hw_number_t hwirq,
398 const struct irq_affinity_desc *affinity);
c0131f09 399extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 400extern void irq_dispose_mapping(unsigned int virq);
d3dcb436 401
bb4c6910
LV
402static inline unsigned int irq_create_mapping(struct irq_domain *host,
403 irq_hw_number_t hwirq)
404{
405 return irq_create_mapping_affinity(host, hwirq, NULL);
406}
407
408
d3dcb436
GL
409/**
410 * irq_linear_revmap() - Find a linux irq from a hw irq number.
411 * @domain: domain owning this hardware interrupt
412 * @hwirq: hardware irq number in that domain space
413 *
414 * This is a fast path alternative to irq_find_mapping() that can be
415 * called directly by irq controller code to save a handful of
416 * instructions. It is always safe to call, but won't find irqs mapped
417 * using the radix tree.
418 */
419static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
420 irq_hw_number_t hwirq)
421{
422 return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0;
423}
cc79ca69
GL
424extern unsigned int irq_find_mapping(struct irq_domain *host,
425 irq_hw_number_t hwirq);
426extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
98aa468e 427
a18dc81b 428extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
429
430/* stock xlate functions */
431int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
432 const u32 *intspec, unsigned int intsize,
433 irq_hw_number_t *out_hwirq, unsigned int *out_type);
434int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
435 const u32 *intspec, unsigned int intsize,
436 irq_hw_number_t *out_hwirq, unsigned int *out_type);
437int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
438 const u32 *intspec, unsigned int intsize,
439 irq_hw_number_t *out_hwirq, unsigned int *out_type);
440
b5c231d8
BM
441int irq_domain_translate_twocell(struct irq_domain *d,
442 struct irq_fwspec *fwspec,
443 unsigned long *out_hwirq,
444 unsigned int *out_type);
445
b01eccea
YS
446int irq_domain_translate_onecell(struct irq_domain *d,
447 struct irq_fwspec *fwspec,
448 unsigned long *out_hwirq,
449 unsigned int *out_type);
450
d17bf24e 451/* IPI functions */
7cec18a3
MR
452int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
453int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 454
f8264e34
JL
455/* V2 interfaces to support hierarchy IRQ domains. */
456extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
457 unsigned int virq);
5f22f5c6
SA
458extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
459 irq_hw_number_t hwirq, struct irq_chip *chip,
460 void *chip_data, irq_flow_handler_t handler,
461 void *handler_data, const char *handler_name);
5c8f77a2 462extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
f8264e34 463#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 464extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 465 unsigned int flags, unsigned int size,
2a5e9a07 466 struct fwnode_handle *fwnode,
afb7da83 467 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
468
469static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
470 unsigned int flags,
471 unsigned int size,
472 struct device_node *node,
473 const struct irq_domain_ops *ops,
474 void *host_data)
475{
476 return irq_domain_create_hierarchy(parent, flags, size,
477 of_node_to_fwnode(node),
478 ops, host_data);
479}
480
f8264e34
JL
481extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
482 unsigned int nr_irqs, int node, void *arg,
bec04037
DL
483 bool realloc,
484 const struct irq_affinity_desc *affinity);
f8264e34 485extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 486extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
487extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
488
489static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
490 unsigned int nr_irqs, int node, void *arg)
491{
06ee6d57
TG
492 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
493 NULL);
f8264e34
JL
494}
495
6a6544e5 496extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
497 unsigned int irq_base,
498 unsigned int nr_irqs, void *arg);
f8264e34
JL
499extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
500 unsigned int virq,
501 irq_hw_number_t hwirq,
502 struct irq_chip *chip,
503 void *chip_data);
f8264e34
JL
504extern void irq_domain_free_irqs_common(struct irq_domain *domain,
505 unsigned int virq,
506 unsigned int nr_irqs);
507extern void irq_domain_free_irqs_top(struct irq_domain *domain,
508 unsigned int virq, unsigned int nr_irqs);
509
495c38d3
DD
510extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
511extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
512
36d72731
JL
513extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
514 unsigned int irq_base,
515 unsigned int nr_irqs, void *arg);
f8264e34 516
36d72731
JL
517extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
518 unsigned int irq_base,
519 unsigned int nr_irqs);
f8264e34 520
55567976
MZ
521extern int irq_domain_disconnect_hierarchy(struct irq_domain *domain,
522 unsigned int virq);
523
f8264e34
JL
524static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
525{
526 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
527}
0abefbaa
QY
528
529static inline bool irq_domain_is_ipi(struct irq_domain *domain)
530{
531 return domain->flags &
532 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
533}
534
535static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
536{
537 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
538}
539
540static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
541{
542 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
543}
631a9639
EA
544
545static inline bool irq_domain_is_msi(struct irq_domain *domain)
546{
547 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
548}
549
550static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
551{
552 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
553}
554
555extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
556
f8264e34 557#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
558static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
559 unsigned int nr_irqs, int node, void *arg)
560{
561 return -1;
562}
563
1e2a7d78
JH
564static inline void irq_domain_free_irqs(unsigned int virq,
565 unsigned int nr_irqs) { }
566
f8264e34
JL
567static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
568{
569 return false;
570}
0abefbaa
QY
571
572static inline bool irq_domain_is_ipi(struct irq_domain *domain)
573{
574 return false;
575}
576
577static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
578{
579 return false;
580}
581
582static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
583{
584 return false;
585}
631a9639
EA
586
587static inline bool irq_domain_is_msi(struct irq_domain *domain)
588{
589 return false;
590}
591
592static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
593{
594 return false;
595}
596
597static inline bool
598irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
599{
600 return false;
601}
f8264e34
JL
602#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
603
d593f25f
GL
604#else /* CONFIG_IRQ_DOMAIN */
605static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
606static inline struct irq_domain *irq_find_matching_fwnode(
607 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
608{
609 return NULL;
610}
b3e22847
MYK
611static inline bool irq_domain_check_msi_remap(void)
612{
613 return false;
614}
d593f25f 615#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 616
08a543ad 617#endif /* _LINUX_IRQDOMAIN_H */