Merge tag 'drm-misc-next-2019-04-10' of git://anongit.freedesktop.org/drm/drm-misc...
[linux-block.git] / include / linux / irqdomain.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
08a543ad
GL
2/*
3 * irq_domain - IRQ translation domains
4 *
5 * Translation infrastructure between hw and linux irq numbers. This is
6 * helpful for interrupt controllers to implement mapping between hardware
7 * irq numbers and the Linux irq number space.
8 *
e7a46c81
MZ
9 * irq_domains also have hooks for translating device tree or other
10 * firmware interrupt representations into a hardware irq number that
11 * can be mapped back to a Linux irq number without any extra platform
12 * support code.
08a543ad 13 *
7bb69bad
GL
14 * Interrupt controller "domain" data structure. This could be defined as a
15 * irq domain controller. That is, it handles the mapping between hardware
16 * and virtual interrupt numbers for a given interrupt domain. The domain
17 * structure is generally created by the PIC code for a given PIC instance
18 * (though a domain can cover more than one PIC if they have a flat number
19 * model). It's the domain callbacks that are responsible for setting the
20 * irq_chip on a given irq_desc after it's been mapped.
cc79ca69 21 *
e7a46c81
MZ
22 * The host code and data structures use a fwnode_handle pointer to
23 * identify the domain. In some cases, and in order to preserve source
24 * code compatibility, this fwnode pointer is "upgraded" to a DT
25 * device_node. For those firmware infrastructures that do not provide
26 * a unique identifier for an interrupt controller, the irq_domain
27 * code offers a fwnode allocator.
08a543ad 28 */
7bb69bad 29
08a543ad
GL
30#ifndef _LINUX_IRQDOMAIN_H
31#define _LINUX_IRQDOMAIN_H
32
7bb69bad 33#include <linux/types.h>
1b537708 34#include <linux/irqhandler.h>
f110711a 35#include <linux/of.h>
f1d78358 36#include <linux/mutex.h>
7bb69bad 37#include <linux/radix-tree.h>
08a543ad 38
08a543ad
GL
39struct device_node;
40struct irq_domain;
7bb69bad 41struct of_device_id;
f8264e34
JL
42struct irq_chip;
43struct irq_data;
06ee6d57 44struct cpumask;
c3e7239a 45struct seq_file;
bec04037 46struct irq_affinity_desc;
7bb69bad 47
1bc04f2c
GL
48/* Number of irqs reserved for a legacy isa controller */
49#define NUM_ISA_INTERRUPTS 16
50
11e4438e
MZ
51#define IRQ_DOMAIN_IRQ_SPEC_PARAMS 16
52
53/**
54 * struct irq_fwspec - generic IRQ specifier structure
55 *
56 * @fwnode: Pointer to a firmware-specific descriptor
57 * @param_count: Number of device-specific parameters
58 * @param: Device-specific parameters
59 *
60 * This structure, directly modeled after of_phandle_args, is used to
61 * pass a device-specific description of an interrupt.
62 */
63struct irq_fwspec {
64 struct fwnode_handle *fwnode;
65 int param_count;
66 u32 param[IRQ_DOMAIN_IRQ_SPEC_PARAMS];
67};
68
ad3aedfb
MZ
69/*
70 * Should several domains have the same device node, but serve
71 * different purposes (for example one domain is for PCI/MSI, and the
72 * other for wired IRQs), they can be distinguished using a
73 * bus-specific token. Most domains are expected to only carry
74 * DOMAIN_BUS_ANY.
75 */
76enum irq_domain_bus_token {
77 DOMAIN_BUS_ANY = 0,
530cbe10 78 DOMAIN_BUS_WIRED,
61ce8d8d 79 DOMAIN_BUS_GENERIC_MSI,
0380839d 80 DOMAIN_BUS_PCI_MSI,
c706c239 81 DOMAIN_BUS_PLATFORM_MSI,
a5716070 82 DOMAIN_BUS_NEXUS,
29d5c8db 83 DOMAIN_BUS_IPI,
9b1b282c 84 DOMAIN_BUS_FSL_MC_MSI,
ad3aedfb
MZ
85};
86
08a543ad
GL
87/**
88 * struct irq_domain_ops - Methods for irq_domain objects
7bb69bad
GL
89 * @match: Match an interrupt controller device node to a host, returns
90 * 1 on a match
91 * @map: Create or update a mapping between a virtual irq number and a hw
92 * irq number. This is called only once for a given mapping.
93 * @unmap: Dispose of such a mapping
7bb69bad
GL
94 * @xlate: Given a device tree node and interrupt specifier, decode
95 * the hardware irq number and linux irq type value.
96 *
97 * Functions below are provided by the driver and called whenever a new mapping
98 * is created or an old mapping is disposed. The driver can then proceed to
99 * whatever internal data structures management is required. It also needs
100 * to setup the irq_desc when returning from map().
08a543ad
GL
101 */
102struct irq_domain_ops {
ad3aedfb
MZ
103 int (*match)(struct irq_domain *d, struct device_node *node,
104 enum irq_domain_bus_token bus_token);
651e8b54
MZ
105 int (*select)(struct irq_domain *d, struct irq_fwspec *fwspec,
106 enum irq_domain_bus_token bus_token);
7bb69bad
GL
107 int (*map)(struct irq_domain *d, unsigned int virq, irq_hw_number_t hw);
108 void (*unmap)(struct irq_domain *d, unsigned int virq);
7bb69bad
GL
109 int (*xlate)(struct irq_domain *d, struct device_node *node,
110 const u32 *intspec, unsigned int intsize,
111 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34
JL
112#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
113 /* extended V2 interfaces to support hierarchy irq_domains */
114 int (*alloc)(struct irq_domain *d, unsigned int virq,
115 unsigned int nr_irqs, void *arg);
116 void (*free)(struct irq_domain *d, unsigned int virq,
117 unsigned int nr_irqs);
702cb0a0 118 int (*activate)(struct irq_domain *d, struct irq_data *irqd, bool reserve);
f8264e34 119 void (*deactivate)(struct irq_domain *d, struct irq_data *irq_data);
11e4438e
MZ
120 int (*translate)(struct irq_domain *d, struct irq_fwspec *fwspec,
121 unsigned long *out_hwirq, unsigned int *out_type);
f8264e34 122#endif
c3e7239a
TG
123#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
124 void (*debug_show)(struct seq_file *m, struct irq_domain *d,
125 struct irq_data *irqd, int ind);
126#endif
08a543ad
GL
127};
128
088f40b7
TG
129extern struct irq_domain_ops irq_generic_chip_ops;
130
131struct irq_domain_chip_generic;
132
08a543ad
GL
133/**
134 * struct irq_domain - Hardware interrupt number translation object
7bb69bad 135 * @link: Element in global irq_domain list.
1aa0dd94 136 * @name: Name of interrupt domain
7bb69bad
GL
137 * @ops: pointer to irq_domain methods
138 * @host_data: private data pointer for use by owner. Not touched by irq_domain
139 * core code.
f8264e34 140 * @flags: host per irq_domain flags
9dc6be3d 141 * @mapcount: The number of mapped interrupts
1aa0dd94
GL
142 *
143 * Optional elements
4b821300
DL
144 * @fwnode: Pointer to firmware node associated with the irq_domain. Pretty easy
145 * to swap it for the of_node via the irq_domain_get_of_node accessor
1aa0dd94
GL
146 * @gc: Pointer to a list of generic chips. There is a helper function for
147 * setting up one or more generic chips for interrupt controllers
148 * drivers using the generic chip library which uses this pointer.
f8264e34 149 * @parent: Pointer to parent irq_domain to support hierarchy irq_domains
087cdfb6 150 * @debugfs_file: dentry for the domain debugfs file
1aa0dd94
GL
151 *
152 * Revmap data, used internally by irq_domain
153 * @revmap_direct_max_irq: The largest hwirq that can be set for controllers that
154 * support direct mapping
155 * @revmap_size: Size of the linear map table @linear_revmap[]
156 * @revmap_tree: Radix map tree for hwirqs that don't fit in the linear map
157 * @linear_revmap: Linear table of hwirq->virq reverse mappings
08a543ad
GL
158 */
159struct irq_domain {
7bb69bad 160 struct list_head link;
0bb4afb4 161 const char *name;
a18dc81b 162 const struct irq_domain_ops *ops;
7bb69bad 163 void *host_data;
f8264e34 164 unsigned int flags;
9dc6be3d 165 unsigned int mapcount;
7bb69bad 166
1aa0dd94 167 /* Optional data */
f110711a 168 struct fwnode_handle *fwnode;
ad3aedfb 169 enum irq_domain_bus_token bus_token;
088f40b7 170 struct irq_domain_chip_generic *gc;
f8264e34
JL
171#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
172 struct irq_domain *parent;
173#endif
087cdfb6
TG
174#ifdef CONFIG_GENERIC_IRQ_DEBUGFS
175 struct dentry *debugfs_file;
176#endif
cef5075c 177
1aa0dd94 178 /* reverse map data. The linear map gets appended to the irq_domain */
ddaf144c 179 irq_hw_number_t hwirq_max;
1aa0dd94
GL
180 unsigned int revmap_direct_max_irq;
181 unsigned int revmap_size;
182 struct radix_tree_root revmap_tree;
f1d78358 183 struct mutex revmap_tree_mutex;
cef5075c 184 unsigned int linear_revmap[];
08a543ad
GL
185};
186
f8264e34
JL
187/* Irq domain flags */
188enum {
189 /* Irq domain is hierarchical */
190 IRQ_DOMAIN_FLAG_HIERARCHY = (1 << 0),
191
6a6544e5
MZ
192 /* Irq domain name was allocated in __irq_domain_add() */
193 IRQ_DOMAIN_NAME_ALLOCATED = (1 << 6),
36d72731 194
0abefbaa
QY
195 /* Irq domain is an IPI domain with virq per cpu */
196 IRQ_DOMAIN_FLAG_IPI_PER_CPU = (1 << 2),
197
198 /* Irq domain is an IPI domain with single virq */
199 IRQ_DOMAIN_FLAG_IPI_SINGLE = (1 << 3),
200
631a9639
EA
201 /* Irq domain implements MSIs */
202 IRQ_DOMAIN_FLAG_MSI = (1 << 4),
203
204 /* Irq domain implements MSI remapping */
205 IRQ_DOMAIN_FLAG_MSI_REMAP = (1 << 5),
206
f8264e34
JL
207 /*
208 * Flags starting from IRQ_DOMAIN_FLAG_NONCORE are reserved
209 * for implementation specific purposes and ignored by the
210 * core code.
211 */
212 IRQ_DOMAIN_FLAG_NONCORE = (1 << 16),
213};
214
10abc7df
MZ
215static inline struct device_node *irq_domain_get_of_node(struct irq_domain *d)
216{
f110711a 217 return to_of_node(d->fwnode);
10abc7df
MZ
218}
219
7bb69bad 220#ifdef CONFIG_IRQ_DOMAIN
d59f6617
TG
221struct fwnode_handle *__irq_domain_alloc_fwnode(unsigned int type, int id,
222 const char *name, void *data);
223
224enum {
225 IRQCHIP_FWNODE_REAL,
226 IRQCHIP_FWNODE_NAMED,
227 IRQCHIP_FWNODE_NAMED_ID,
228};
229
230static inline
231struct fwnode_handle *irq_domain_alloc_named_fwnode(const char *name)
232{
233 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED, 0, name, NULL);
234}
235
236static inline
237struct fwnode_handle *irq_domain_alloc_named_id_fwnode(const char *name, int id)
238{
239 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_NAMED_ID, id, name,
240 NULL);
241}
242
243static inline struct fwnode_handle *irq_domain_alloc_fwnode(void *data)
244{
245 return __irq_domain_alloc_fwnode(IRQCHIP_FWNODE_REAL, 0, NULL, data);
246}
247
b145dcc4 248void irq_domain_free_fwnode(struct fwnode_handle *fwnode);
1bf4ddc4 249struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 250 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
251 const struct irq_domain_ops *ops,
252 void *host_data);
781d0f46
MB
253struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
254 unsigned int size,
255 unsigned int first_irq,
256 const struct irq_domain_ops *ops,
257 void *host_data);
a8db8cf0 258struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
259 unsigned int size,
260 unsigned int first_irq,
261 irq_hw_number_t first_hwirq,
a18dc81b 262 const struct irq_domain_ops *ops,
a8db8cf0 263 void *host_data);
651e8b54 264extern struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 265 enum irq_domain_bus_token bus_token);
c7b41f0a 266extern bool irq_domain_check_msi_remap(void);
fa40f377 267extern void irq_set_default_host(struct irq_domain *host);
9f199dd3 268extern struct irq_domain *irq_get_default_host(void);
ac0a0cd2 269extern int irq_domain_alloc_descs(int virq, unsigned int nr_irqs,
06ee6d57 270 irq_hw_number_t hwirq, int node,
bec04037 271 const struct irq_affinity_desc *affinity);
fa40f377 272
1bf4ddc4
MZ
273static inline struct fwnode_handle *of_node_to_fwnode(struct device_node *node)
274{
275 return node ? &node->fwnode : NULL;
276}
277
db3e50f3
SA
278extern const struct fwnode_operations irqchip_fwnode_ops;
279
75aba7b0
SS
280static inline bool is_fwnode_irqchip(struct fwnode_handle *fwnode)
281{
db3e50f3 282 return fwnode && fwnode->ops == &irqchip_fwnode_ops;
75aba7b0
SS
283}
284
61d0a000
MZ
285extern void irq_domain_update_bus_token(struct irq_domain *domain,
286 enum irq_domain_bus_token bus_token);
287
651e8b54
MZ
288static inline
289struct irq_domain *irq_find_matching_fwnode(struct fwnode_handle *fwnode,
290 enum irq_domain_bus_token bus_token)
291{
292 struct irq_fwspec fwspec = {
293 .fwnode = fwnode,
294 };
295
296 return irq_find_matching_fwspec(&fwspec, bus_token);
297}
298
130b8c6c
MZ
299static inline struct irq_domain *irq_find_matching_host(struct device_node *node,
300 enum irq_domain_bus_token bus_token)
301{
1bf4ddc4 302 return irq_find_matching_fwnode(of_node_to_fwnode(node), bus_token);
130b8c6c
MZ
303}
304
ad3aedfb
MZ
305static inline struct irq_domain *irq_find_host(struct device_node *node)
306{
64619343
MZ
307 struct irq_domain *d;
308
309 d = irq_find_matching_host(node, DOMAIN_BUS_WIRED);
310 if (!d)
311 d = irq_find_matching_host(node, DOMAIN_BUS_ANY);
312
313 return d;
ad3aedfb
MZ
314}
315
fa40f377
GL
316/**
317 * irq_domain_add_linear() - Allocate and register a linear revmap irq_domain.
318 * @of_node: pointer to interrupt controller's device tree node.
319 * @size: Number of interrupts in the domain.
320 * @ops: map/unmap domain callbacks
321 * @host_data: Controller private data pointer
322 */
323static inline struct irq_domain *irq_domain_add_linear(struct device_node *of_node,
a8db8cf0 324 unsigned int size,
a18dc81b 325 const struct irq_domain_ops *ops,
fa40f377
GL
326 void *host_data)
327{
1bf4ddc4 328 return __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
329}
330static inline struct irq_domain *irq_domain_add_nomap(struct device_node *of_node,
6fa6c8e2 331 unsigned int max_irq,
a18dc81b 332 const struct irq_domain_ops *ops,
fa40f377
GL
333 void *host_data)
334{
1bf4ddc4 335 return __irq_domain_add(of_node_to_fwnode(of_node), 0, max_irq, max_irq, ops, host_data);
fa40f377 336}
1bc04f2c
GL
337static inline struct irq_domain *irq_domain_add_legacy_isa(
338 struct device_node *of_node,
a18dc81b 339 const struct irq_domain_ops *ops,
1bc04f2c
GL
340 void *host_data)
341{
342 return irq_domain_add_legacy(of_node, NUM_ISA_INTERRUPTS, 0, 0, ops,
343 host_data);
344}
cef5075c
GL
345static inline struct irq_domain *irq_domain_add_tree(struct device_node *of_node,
346 const struct irq_domain_ops *ops,
347 void *host_data)
348{
1bf4ddc4
MZ
349 return __irq_domain_add(of_node_to_fwnode(of_node), 0, ~0, 0, ops, host_data);
350}
351
352static inline struct irq_domain *irq_domain_create_linear(struct fwnode_handle *fwnode,
353 unsigned int size,
354 const struct irq_domain_ops *ops,
355 void *host_data)
356{
357 return __irq_domain_add(fwnode, size, size, 0, ops, host_data);
358}
359
360static inline struct irq_domain *irq_domain_create_tree(struct fwnode_handle *fwnode,
361 const struct irq_domain_ops *ops,
362 void *host_data)
363{
364 return __irq_domain_add(fwnode, 0, ~0, 0, ops, host_data);
cef5075c 365}
58ee99ad
PM
366
367extern void irq_domain_remove(struct irq_domain *host);
368
ddaf144c
GL
369extern int irq_domain_associate(struct irq_domain *domain, unsigned int irq,
370 irq_hw_number_t hwirq);
371extern void irq_domain_associate_many(struct irq_domain *domain,
372 unsigned int irq_base,
373 irq_hw_number_t hwirq_base, int count);
43a77591
JL
374extern void irq_domain_disassociate(struct irq_domain *domain,
375 unsigned int irq);
98aa468e 376
cc79ca69
GL
377extern unsigned int irq_create_mapping(struct irq_domain *host,
378 irq_hw_number_t hwirq);
c0131f09 379extern unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec);
cc79ca69 380extern void irq_dispose_mapping(unsigned int virq);
d3dcb436
GL
381
382/**
383 * irq_linear_revmap() - Find a linux irq from a hw irq number.
384 * @domain: domain owning this hardware interrupt
385 * @hwirq: hardware irq number in that domain space
386 *
387 * This is a fast path alternative to irq_find_mapping() that can be
388 * called directly by irq controller code to save a handful of
389 * instructions. It is always safe to call, but won't find irqs mapped
390 * using the radix tree.
391 */
392static inline unsigned int irq_linear_revmap(struct irq_domain *domain,
393 irq_hw_number_t hwirq)
394{
395 return hwirq < domain->revmap_size ? domain->linear_revmap[hwirq] : 0;
396}
cc79ca69
GL
397extern unsigned int irq_find_mapping(struct irq_domain *host,
398 irq_hw_number_t hwirq);
399extern unsigned int irq_create_direct_mapping(struct irq_domain *host);
98aa468e
GL
400extern int irq_create_strict_mappings(struct irq_domain *domain,
401 unsigned int irq_base,
402 irq_hw_number_t hwirq_base, int count);
403
404static inline int irq_create_identity_mapping(struct irq_domain *host,
405 irq_hw_number_t hwirq)
406{
407 return irq_create_strict_mappings(host, hwirq, hwirq, 1);
408}
409
a18dc81b 410extern const struct irq_domain_ops irq_domain_simple_ops;
16b2e6e2
GL
411
412/* stock xlate functions */
413int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
414 const u32 *intspec, unsigned int intsize,
415 irq_hw_number_t *out_hwirq, unsigned int *out_type);
416int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
417 const u32 *intspec, unsigned int intsize,
418 irq_hw_number_t *out_hwirq, unsigned int *out_type);
419int irq_domain_xlate_onetwocell(struct irq_domain *d, struct device_node *ctrlr,
420 const u32 *intspec, unsigned int intsize,
421 irq_hw_number_t *out_hwirq, unsigned int *out_type);
422
b5c231d8
BM
423int irq_domain_translate_twocell(struct irq_domain *d,
424 struct irq_fwspec *fwspec,
425 unsigned long *out_hwirq,
426 unsigned int *out_type);
427
d17bf24e 428/* IPI functions */
7cec18a3
MR
429int irq_reserve_ipi(struct irq_domain *domain, const struct cpumask *dest);
430int irq_destroy_ipi(unsigned int irq, const struct cpumask *dest);
d17bf24e 431
f8264e34
JL
432/* V2 interfaces to support hierarchy IRQ domains. */
433extern struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
434 unsigned int virq);
5f22f5c6
SA
435extern void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
436 irq_hw_number_t hwirq, struct irq_chip *chip,
437 void *chip_data, irq_flow_handler_t handler,
438 void *handler_data, const char *handler_name);
f8264e34 439#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
2a5e9a07 440extern struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83 441 unsigned int flags, unsigned int size,
2a5e9a07 442 struct fwnode_handle *fwnode,
afb7da83 443 const struct irq_domain_ops *ops, void *host_data);
2a5e9a07
MZ
444
445static inline struct irq_domain *irq_domain_add_hierarchy(struct irq_domain *parent,
446 unsigned int flags,
447 unsigned int size,
448 struct device_node *node,
449 const struct irq_domain_ops *ops,
450 void *host_data)
451{
452 return irq_domain_create_hierarchy(parent, flags, size,
453 of_node_to_fwnode(node),
454 ops, host_data);
455}
456
f8264e34
JL
457extern int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
458 unsigned int nr_irqs, int node, void *arg,
bec04037
DL
459 bool realloc,
460 const struct irq_affinity_desc *affinity);
f8264e34 461extern void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs);
42e1cc2d 462extern int irq_domain_activate_irq(struct irq_data *irq_data, bool early);
f8264e34
JL
463extern void irq_domain_deactivate_irq(struct irq_data *irq_data);
464
465static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
466 unsigned int nr_irqs, int node, void *arg)
467{
06ee6d57
TG
468 return __irq_domain_alloc_irqs(domain, -1, nr_irqs, node, arg, false,
469 NULL);
f8264e34
JL
470}
471
6a6544e5 472extern int irq_domain_alloc_irqs_hierarchy(struct irq_domain *domain,
c466595c
MZ
473 unsigned int irq_base,
474 unsigned int nr_irqs, void *arg);
f8264e34
JL
475extern int irq_domain_set_hwirq_and_chip(struct irq_domain *domain,
476 unsigned int virq,
477 irq_hw_number_t hwirq,
478 struct irq_chip *chip,
479 void *chip_data);
480extern void irq_domain_reset_irq_data(struct irq_data *irq_data);
481extern void irq_domain_free_irqs_common(struct irq_domain *domain,
482 unsigned int virq,
483 unsigned int nr_irqs);
484extern void irq_domain_free_irqs_top(struct irq_domain *domain,
485 unsigned int virq, unsigned int nr_irqs);
486
495c38d3
DD
487extern int irq_domain_push_irq(struct irq_domain *domain, int virq, void *arg);
488extern int irq_domain_pop_irq(struct irq_domain *domain, int virq);
489
36d72731
JL
490extern int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
491 unsigned int irq_base,
492 unsigned int nr_irqs, void *arg);
f8264e34 493
36d72731
JL
494extern void irq_domain_free_irqs_parent(struct irq_domain *domain,
495 unsigned int irq_base,
496 unsigned int nr_irqs);
f8264e34
JL
497
498static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
499{
500 return domain->flags & IRQ_DOMAIN_FLAG_HIERARCHY;
501}
0abefbaa
QY
502
503static inline bool irq_domain_is_ipi(struct irq_domain *domain)
504{
505 return domain->flags &
506 (IRQ_DOMAIN_FLAG_IPI_PER_CPU | IRQ_DOMAIN_FLAG_IPI_SINGLE);
507}
508
509static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
510{
511 return domain->flags & IRQ_DOMAIN_FLAG_IPI_PER_CPU;
512}
513
514static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
515{
516 return domain->flags & IRQ_DOMAIN_FLAG_IPI_SINGLE;
517}
631a9639
EA
518
519static inline bool irq_domain_is_msi(struct irq_domain *domain)
520{
521 return domain->flags & IRQ_DOMAIN_FLAG_MSI;
522}
523
524static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
525{
526 return domain->flags & IRQ_DOMAIN_FLAG_MSI_REMAP;
527}
528
529extern bool irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain);
530
f8264e34 531#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
f8264e34
JL
532static inline int irq_domain_alloc_irqs(struct irq_domain *domain,
533 unsigned int nr_irqs, int node, void *arg)
534{
535 return -1;
536}
537
1e2a7d78
JH
538static inline void irq_domain_free_irqs(unsigned int virq,
539 unsigned int nr_irqs) { }
540
f8264e34
JL
541static inline bool irq_domain_is_hierarchy(struct irq_domain *domain)
542{
543 return false;
544}
0abefbaa
QY
545
546static inline bool irq_domain_is_ipi(struct irq_domain *domain)
547{
548 return false;
549}
550
551static inline bool irq_domain_is_ipi_per_cpu(struct irq_domain *domain)
552{
553 return false;
554}
555
556static inline bool irq_domain_is_ipi_single(struct irq_domain *domain)
557{
558 return false;
559}
631a9639
EA
560
561static inline bool irq_domain_is_msi(struct irq_domain *domain)
562{
563 return false;
564}
565
566static inline bool irq_domain_is_msi_remap(struct irq_domain *domain)
567{
568 return false;
569}
570
571static inline bool
572irq_domain_hierarchical_is_msi_remap(struct irq_domain *domain)
573{
574 return false;
575}
f8264e34
JL
576#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */
577
d593f25f
GL
578#else /* CONFIG_IRQ_DOMAIN */
579static inline void irq_dispose_mapping(unsigned int virq) { }
471036b2
SS
580static inline struct irq_domain *irq_find_matching_fwnode(
581 struct fwnode_handle *fwnode, enum irq_domain_bus_token bus_token)
582{
583 return NULL;
584}
b3e22847
MYK
585static inline bool irq_domain_check_msi_remap(void)
586{
587 return false;
588}
d593f25f 589#endif /* !CONFIG_IRQ_DOMAIN */
7e713301 590
08a543ad 591#endif /* _LINUX_IRQDOMAIN_H */