Commit | Line | Data |
---|---|---|
1802d0be | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
e941759c ML |
2 | /* |
3 | * Fence mechanism for dma-buf to allow for asynchronous dma access | |
4 | * | |
5 | * Copyright (C) 2012 Canonical Ltd | |
6 | * Copyright (C) 2012 Texas Instruments | |
7 | * | |
8 | * Authors: | |
9 | * Rob Clark <robdclark@gmail.com> | |
10 | * Maarten Lankhorst <maarten.lankhorst@canonical.com> | |
e941759c ML |
11 | */ |
12 | ||
f54d1867 CW |
13 | #ifndef __LINUX_DMA_FENCE_H |
14 | #define __LINUX_DMA_FENCE_H | |
e941759c ML |
15 | |
16 | #include <linux/err.h> | |
17 | #include <linux/wait.h> | |
18 | #include <linux/list.h> | |
19 | #include <linux/bitops.h> | |
20 | #include <linux/kref.h> | |
21 | #include <linux/sched.h> | |
22 | #include <linux/printk.h> | |
3c3b177a | 23 | #include <linux/rcupdate.h> |
e941759c | 24 | |
f54d1867 CW |
25 | struct dma_fence; |
26 | struct dma_fence_ops; | |
27 | struct dma_fence_cb; | |
e941759c ML |
28 | |
29 | /** | |
f54d1867 | 30 | * struct dma_fence - software synchronization primitive |
e941759c | 31 | * @refcount: refcount for this fence |
f54d1867 | 32 | * @ops: dma_fence_ops associated with this fence |
3c3b177a | 33 | * @rcu: used for releasing fence with kfree_rcu |
e941759c ML |
34 | * @cb_list: list of all callbacks to call |
35 | * @lock: spin_lock_irqsave used for locking | |
36 | * @context: execution context this fence belongs to, returned by | |
f54d1867 | 37 | * dma_fence_context_alloc() |
e941759c ML |
38 | * @seqno: the sequence number of this fence inside the execution context, |
39 | * can be compared to decide which fence would be signaled later. | |
f54d1867 | 40 | * @flags: A mask of DMA_FENCE_FLAG_* defined below |
e941759c | 41 | * @timestamp: Timestamp when the fence was signaled. |
a009e975 | 42 | * @error: Optional, only valid if < 0, must be set before calling |
f54d1867 | 43 | * dma_fence_signal, indicates that the fence has completed with an error. |
e941759c ML |
44 | * |
45 | * the flags member must be manipulated and read using the appropriate | |
46 | * atomic ops (bit_*), so taking the spinlock will not be needed most | |
47 | * of the time. | |
48 | * | |
f54d1867 | 49 | * DMA_FENCE_FLAG_SIGNALED_BIT - fence is already signaled |
76250f2b | 50 | * DMA_FENCE_FLAG_TIMESTAMP_BIT - timestamp recorded for fence signaling |
f54d1867 CW |
51 | * DMA_FENCE_FLAG_ENABLE_SIGNAL_BIT - enable_signaling might have been called |
52 | * DMA_FENCE_FLAG_USER_BITS - start of the unused bits, can be used by the | |
e941759c ML |
53 | * implementer of the fence for its own purposes. Can be used in different |
54 | * ways by different fence implementers, so do not rely on this. | |
55 | * | |
3590d50e | 56 | * Since atomic bitops are used, this is not guaranteed to be the case. |
f54d1867 | 57 | * Particularly, if the bit was set, but dma_fence_signal was called right |
e941759c | 58 | * before this bit was set, it would have been able to set the |
f54d1867 CW |
59 | * DMA_FENCE_FLAG_SIGNALED_BIT, before enable_signaling was called. |
60 | * Adding a check for DMA_FENCE_FLAG_SIGNALED_BIT after setting | |
61 | * DMA_FENCE_FLAG_ENABLE_SIGNAL_BIT closes this race, and makes sure that | |
62 | * after dma_fence_signal was called, any enable_signaling call will have either | |
e941759c ML |
63 | * been completed, or never called at all. |
64 | */ | |
f54d1867 | 65 | struct dma_fence { |
e941759c | 66 | struct kref refcount; |
f54d1867 | 67 | const struct dma_fence_ops *ops; |
3c3b177a | 68 | struct rcu_head rcu; |
e941759c ML |
69 | struct list_head cb_list; |
70 | spinlock_t *lock; | |
76bf0db5 | 71 | u64 context; |
b312d8ca | 72 | u64 seqno; |
e941759c ML |
73 | unsigned long flags; |
74 | ktime_t timestamp; | |
a009e975 | 75 | int error; |
e941759c ML |
76 | }; |
77 | ||
f54d1867 CW |
78 | enum dma_fence_flag_bits { |
79 | DMA_FENCE_FLAG_SIGNALED_BIT, | |
76250f2b | 80 | DMA_FENCE_FLAG_TIMESTAMP_BIT, |
f54d1867 CW |
81 | DMA_FENCE_FLAG_ENABLE_SIGNAL_BIT, |
82 | DMA_FENCE_FLAG_USER_BITS, /* must always be last member */ | |
e941759c ML |
83 | }; |
84 | ||
f54d1867 CW |
85 | typedef void (*dma_fence_func_t)(struct dma_fence *fence, |
86 | struct dma_fence_cb *cb); | |
e941759c ML |
87 | |
88 | /** | |
2c269b09 DV |
89 | * struct dma_fence_cb - callback for dma_fence_add_callback() |
90 | * @node: used by dma_fence_add_callback() to append this struct to fence::cb_list | |
f54d1867 | 91 | * @func: dma_fence_func_t to call |
e941759c | 92 | * |
2c269b09 | 93 | * This struct will be initialized by dma_fence_add_callback(), additional |
f54d1867 | 94 | * data can be passed along by embedding dma_fence_cb in another struct. |
e941759c | 95 | */ |
f54d1867 | 96 | struct dma_fence_cb { |
e941759c | 97 | struct list_head node; |
f54d1867 | 98 | dma_fence_func_t func; |
e941759c ML |
99 | }; |
100 | ||
101 | /** | |
f54d1867 | 102 | * struct dma_fence_ops - operations implemented for fence |
e941759c | 103 | * |
e941759c | 104 | */ |
f54d1867 | 105 | struct dma_fence_ops { |
5e498abf CK |
106 | /** |
107 | * @use_64bit_seqno: | |
108 | * | |
109 | * True if this dma_fence implementation uses 64bit seqno, false | |
110 | * otherwise. | |
111 | */ | |
112 | bool use_64bit_seqno; | |
113 | ||
2c269b09 DV |
114 | /** |
115 | * @get_driver_name: | |
116 | * | |
117 | * Returns the driver name. This is a callback to allow drivers to | |
118 | * compute the name at runtime, without having it to store permanently | |
119 | * for each fence, or build a cache of some sort. | |
120 | * | |
121 | * This callback is mandatory. | |
122 | */ | |
f54d1867 | 123 | const char * (*get_driver_name)(struct dma_fence *fence); |
2c269b09 DV |
124 | |
125 | /** | |
126 | * @get_timeline_name: | |
127 | * | |
128 | * Return the name of the context this fence belongs to. This is a | |
129 | * callback to allow drivers to compute the name at runtime, without | |
130 | * having it to store permanently for each fence, or build a cache of | |
131 | * some sort. | |
132 | * | |
133 | * This callback is mandatory. | |
134 | */ | |
f54d1867 | 135 | const char * (*get_timeline_name)(struct dma_fence *fence); |
2c269b09 DV |
136 | |
137 | /** | |
138 | * @enable_signaling: | |
139 | * | |
140 | * Enable software signaling of fence. | |
141 | * | |
142 | * For fence implementations that have the capability for hw->hw | |
143 | * signaling, they can implement this op to enable the necessary | |
144 | * interrupts, or insert commands into cmdstream, etc, to avoid these | |
145 | * costly operations for the common case where only hw->hw | |
146 | * synchronization is required. This is called in the first | |
147 | * dma_fence_wait() or dma_fence_add_callback() path to let the fence | |
148 | * implementation know that there is another driver waiting on the | |
149 | * signal (ie. hw->sw case). | |
150 | * | |
151 | * This function can be called from atomic context, but not | |
152 | * from irq context, so normal spinlocks can be used. | |
153 | * | |
154 | * A return value of false indicates the fence already passed, | |
155 | * or some failure occurred that made it impossible to enable | |
156 | * signaling. True indicates successful enabling. | |
157 | * | |
158 | * &dma_fence.error may be set in enable_signaling, but only when false | |
159 | * is returned. | |
160 | * | |
161 | * Since many implementations can call dma_fence_signal() even when before | |
162 | * @enable_signaling has been called there's a race window, where the | |
163 | * dma_fence_signal() might result in the final fence reference being | |
164 | * released and its memory freed. To avoid this, implementations of this | |
165 | * callback should grab their own reference using dma_fence_get(), to be | |
166 | * released when the fence is signalled (through e.g. the interrupt | |
167 | * handler). | |
168 | * | |
c701317a DV |
169 | * This callback is optional. If this callback is not present, then the |
170 | * driver must always have signaling enabled. | |
2c269b09 | 171 | */ |
f54d1867 | 172 | bool (*enable_signaling)(struct dma_fence *fence); |
2c269b09 DV |
173 | |
174 | /** | |
175 | * @signaled: | |
176 | * | |
177 | * Peek whether the fence is signaled, as a fastpath optimization for | |
178 | * e.g. dma_fence_wait() or dma_fence_add_callback(). Note that this | |
179 | * callback does not need to make any guarantees beyond that a fence | |
180 | * once indicates as signalled must always return true from this | |
181 | * callback. This callback may return false even if the fence has | |
182 | * completed already, in this case information hasn't propogated throug | |
183 | * the system yet. See also dma_fence_is_signaled(). | |
184 | * | |
185 | * May set &dma_fence.error if returning true. | |
186 | * | |
187 | * This callback is optional. | |
188 | */ | |
f54d1867 | 189 | bool (*signaled)(struct dma_fence *fence); |
2c269b09 DV |
190 | |
191 | /** | |
192 | * @wait: | |
193 | * | |
418cc6ca DV |
194 | * Custom wait implementation, defaults to dma_fence_default_wait() if |
195 | * not set. | |
2c269b09 | 196 | * |
418cc6ca DV |
197 | * The dma_fence_default_wait implementation should work for any fence, as long |
198 | * as @enable_signaling works correctly. This hook allows drivers to | |
199 | * have an optimized version for the case where a process context is | |
200 | * already available, e.g. if @enable_signaling for the general case | |
201 | * needs to set up a worker thread. | |
2c269b09 DV |
202 | * |
203 | * Must return -ERESTARTSYS if the wait is intr = true and the wait was | |
204 | * interrupted, and remaining jiffies if fence has signaled, or 0 if wait | |
205 | * timed out. Can also return other error values on custom implementations, | |
206 | * which should be treated as if the fence is signaled. For example a hardware | |
207 | * lockup could be reported like that. | |
208 | * | |
418cc6ca | 209 | * This callback is optional. |
2c269b09 | 210 | */ |
f54d1867 CW |
211 | signed long (*wait)(struct dma_fence *fence, |
212 | bool intr, signed long timeout); | |
2c269b09 DV |
213 | |
214 | /** | |
215 | * @release: | |
216 | * | |
217 | * Called on destruction of fence to release additional resources. | |
218 | * Can be called from irq context. This callback is optional. If it is | |
219 | * NULL, then dma_fence_free() is instead called as the default | |
220 | * implementation. | |
221 | */ | |
f54d1867 CW |
222 | void (*release)(struct dma_fence *fence); |
223 | ||
2c269b09 DV |
224 | /** |
225 | * @fence_value_str: | |
226 | * | |
227 | * Callback to fill in free-form debug info specific to this fence, like | |
228 | * the sequence number. | |
229 | * | |
230 | * This callback is optional. | |
231 | */ | |
f54d1867 | 232 | void (*fence_value_str)(struct dma_fence *fence, char *str, int size); |
2c269b09 DV |
233 | |
234 | /** | |
235 | * @timeline_value_str: | |
236 | * | |
237 | * Fills in the current value of the timeline as a string, like the | |
1b48b720 DV |
238 | * sequence number. Note that the specific fence passed to this function |
239 | * should not matter, drivers should only use it to look up the | |
240 | * corresponding timeline structures. | |
2c269b09 | 241 | */ |
f54d1867 CW |
242 | void (*timeline_value_str)(struct dma_fence *fence, |
243 | char *str, int size); | |
e941759c ML |
244 | }; |
245 | ||
f54d1867 | 246 | void dma_fence_init(struct dma_fence *fence, const struct dma_fence_ops *ops, |
b312d8ca | 247 | spinlock_t *lock, u64 context, u64 seqno); |
e941759c | 248 | |
f54d1867 CW |
249 | void dma_fence_release(struct kref *kref); |
250 | void dma_fence_free(struct dma_fence *fence); | |
e941759c | 251 | |
4be05420 | 252 | /** |
f54d1867 | 253 | * dma_fence_put - decreases refcount of the fence |
2c269b09 | 254 | * @fence: fence to reduce refcount of |
4be05420 | 255 | */ |
f54d1867 | 256 | static inline void dma_fence_put(struct dma_fence *fence) |
4be05420 CW |
257 | { |
258 | if (fence) | |
f54d1867 | 259 | kref_put(&fence->refcount, dma_fence_release); |
4be05420 CW |
260 | } |
261 | ||
e941759c | 262 | /** |
f54d1867 | 263 | * dma_fence_get - increases refcount of the fence |
2c269b09 | 264 | * @fence: fence to increase refcount of |
e941759c ML |
265 | * |
266 | * Returns the same fence, with refcount increased by 1. | |
267 | */ | |
f54d1867 | 268 | static inline struct dma_fence *dma_fence_get(struct dma_fence *fence) |
e941759c ML |
269 | { |
270 | if (fence) | |
271 | kref_get(&fence->refcount); | |
272 | return fence; | |
273 | } | |
274 | ||
3c3b177a | 275 | /** |
f54d1867 CW |
276 | * dma_fence_get_rcu - get a fence from a reservation_object_list with |
277 | * rcu read lock | |
2c269b09 | 278 | * @fence: fence to increase refcount of |
3c3b177a ML |
279 | * |
280 | * Function returns NULL if no refcount could be obtained, or the fence. | |
281 | */ | |
f54d1867 | 282 | static inline struct dma_fence *dma_fence_get_rcu(struct dma_fence *fence) |
3c3b177a ML |
283 | { |
284 | if (kref_get_unless_zero(&fence->refcount)) | |
285 | return fence; | |
286 | else | |
287 | return NULL; | |
288 | } | |
289 | ||
e941759c | 290 | /** |
f54d1867 | 291 | * dma_fence_get_rcu_safe - acquire a reference to an RCU tracked fence |
2c269b09 | 292 | * @fencep: pointer to fence to increase refcount of |
4be05420 CW |
293 | * |
294 | * Function returns NULL if no refcount could be obtained, or the fence. | |
295 | * This function handles acquiring a reference to a fence that may be | |
5f0d5a3a | 296 | * reallocated within the RCU grace period (such as with SLAB_TYPESAFE_BY_RCU), |
4be05420 CW |
297 | * so long as the caller is using RCU on the pointer to the fence. |
298 | * | |
299 | * An alternative mechanism is to employ a seqlock to protect a bunch of | |
300 | * fences, such as used by struct reservation_object. When using a seqlock, | |
301 | * the seqlock must be taken before and checked after a reference to the | |
302 | * fence is acquired (as shown here). | |
303 | * | |
304 | * The caller is required to hold the RCU read lock. | |
e941759c | 305 | */ |
f54d1867 | 306 | static inline struct dma_fence * |
5f72db59 | 307 | dma_fence_get_rcu_safe(struct dma_fence __rcu **fencep) |
e941759c | 308 | { |
4be05420 | 309 | do { |
f54d1867 | 310 | struct dma_fence *fence; |
4be05420 CW |
311 | |
312 | fence = rcu_dereference(*fencep); | |
f8e0731d | 313 | if (!fence) |
4be05420 CW |
314 | return NULL; |
315 | ||
f8e0731d CK |
316 | if (!dma_fence_get_rcu(fence)) |
317 | continue; | |
318 | ||
f54d1867 | 319 | /* The atomic_inc_not_zero() inside dma_fence_get_rcu() |
4be05420 CW |
320 | * provides a full memory barrier upon success (such as now). |
321 | * This is paired with the write barrier from assigning | |
322 | * to the __rcu protected fence pointer so that if that | |
323 | * pointer still matches the current fence, we know we | |
324 | * have successfully acquire a reference to it. If it no | |
325 | * longer matches, we are holding a reference to some other | |
326 | * reallocated pointer. This is possible if the allocator | |
5f0d5a3a | 327 | * is using a freelist like SLAB_TYPESAFE_BY_RCU where the |
4be05420 CW |
328 | * fence remains valid for the RCU grace period, but it |
329 | * may be reallocated. When using such allocators, we are | |
330 | * responsible for ensuring the reference we get is to | |
331 | * the right fence, as below. | |
332 | */ | |
333 | if (fence == rcu_access_pointer(*fencep)) | |
334 | return rcu_pointer_handoff(fence); | |
335 | ||
f54d1867 | 336 | dma_fence_put(fence); |
4be05420 | 337 | } while (1); |
e941759c ML |
338 | } |
339 | ||
f54d1867 CW |
340 | int dma_fence_signal(struct dma_fence *fence); |
341 | int dma_fence_signal_locked(struct dma_fence *fence); | |
342 | signed long dma_fence_default_wait(struct dma_fence *fence, | |
343 | bool intr, signed long timeout); | |
344 | int dma_fence_add_callback(struct dma_fence *fence, | |
345 | struct dma_fence_cb *cb, | |
346 | dma_fence_func_t func); | |
347 | bool dma_fence_remove_callback(struct dma_fence *fence, | |
348 | struct dma_fence_cb *cb); | |
349 | void dma_fence_enable_sw_signaling(struct dma_fence *fence); | |
e941759c ML |
350 | |
351 | /** | |
f54d1867 CW |
352 | * dma_fence_is_signaled_locked - Return an indication if the fence |
353 | * is signaled yet. | |
2c269b09 | 354 | * @fence: the fence to check |
e941759c ML |
355 | * |
356 | * Returns true if the fence was already signaled, false if not. Since this | |
357 | * function doesn't enable signaling, it is not guaranteed to ever return | |
2c269b09 DV |
358 | * true if dma_fence_add_callback(), dma_fence_wait() or |
359 | * dma_fence_enable_sw_signaling() haven't been called before. | |
e941759c | 360 | * |
2c269b09 DV |
361 | * This function requires &dma_fence.lock to be held. |
362 | * | |
363 | * See also dma_fence_is_signaled(). | |
e941759c ML |
364 | */ |
365 | static inline bool | |
f54d1867 | 366 | dma_fence_is_signaled_locked(struct dma_fence *fence) |
e941759c | 367 | { |
f54d1867 | 368 | if (test_bit(DMA_FENCE_FLAG_SIGNALED_BIT, &fence->flags)) |
e941759c ML |
369 | return true; |
370 | ||
371 | if (fence->ops->signaled && fence->ops->signaled(fence)) { | |
f54d1867 | 372 | dma_fence_signal_locked(fence); |
e941759c ML |
373 | return true; |
374 | } | |
375 | ||
376 | return false; | |
377 | } | |
378 | ||
379 | /** | |
f54d1867 | 380 | * dma_fence_is_signaled - Return an indication if the fence is signaled yet. |
2c269b09 | 381 | * @fence: the fence to check |
e941759c ML |
382 | * |
383 | * Returns true if the fence was already signaled, false if not. Since this | |
384 | * function doesn't enable signaling, it is not guaranteed to ever return | |
2c269b09 DV |
385 | * true if dma_fence_add_callback(), dma_fence_wait() or |
386 | * dma_fence_enable_sw_signaling() haven't been called before. | |
e941759c | 387 | * |
f54d1867 | 388 | * It's recommended for seqno fences to call dma_fence_signal when the |
e941759c ML |
389 | * operation is complete, it makes it possible to prevent issues from |
390 | * wraparound between time of issue and time of use by checking the return | |
391 | * value of this function before calling hardware-specific wait instructions. | |
2c269b09 DV |
392 | * |
393 | * See also dma_fence_is_signaled_locked(). | |
e941759c ML |
394 | */ |
395 | static inline bool | |
f54d1867 | 396 | dma_fence_is_signaled(struct dma_fence *fence) |
e941759c | 397 | { |
f54d1867 | 398 | if (test_bit(DMA_FENCE_FLAG_SIGNALED_BIT, &fence->flags)) |
e941759c ML |
399 | return true; |
400 | ||
401 | if (fence->ops->signaled && fence->ops->signaled(fence)) { | |
f54d1867 | 402 | dma_fence_signal(fence); |
e941759c ML |
403 | return true; |
404 | } | |
405 | ||
406 | return false; | |
407 | } | |
408 | ||
81114776 CW |
409 | /** |
410 | * __dma_fence_is_later - return if f1 is chronologically later than f2 | |
2c269b09 DV |
411 | * @f1: the first fence's seqno |
412 | * @f2: the second fence's seqno from the same context | |
5e498abf | 413 | * @ops: dma_fence_ops associated with the seqno |
81114776 CW |
414 | * |
415 | * Returns true if f1 is chronologically later than f2. Both fences must be | |
416 | * from the same context, since a seqno is not common across contexts. | |
417 | */ | |
5e498abf CK |
418 | static inline bool __dma_fence_is_later(u64 f1, u64 f2, |
419 | const struct dma_fence_ops *ops) | |
81114776 | 420 | { |
b312d8ca | 421 | /* This is for backward compatibility with drivers which can only handle |
5e498abf CK |
422 | * 32bit sequence numbers. Use a 64bit compare when the driver says to |
423 | * do so. | |
b312d8ca | 424 | */ |
5e498abf | 425 | if (ops->use_64bit_seqno) |
b312d8ca CK |
426 | return f1 > f2; |
427 | ||
428 | return (int)(lower_32_bits(f1) - lower_32_bits(f2)) > 0; | |
81114776 CW |
429 | } |
430 | ||
6c455ac1 | 431 | /** |
f54d1867 | 432 | * dma_fence_is_later - return if f1 is chronologically later than f2 |
2c269b09 DV |
433 | * @f1: the first fence from the same context |
434 | * @f2: the second fence from the same context | |
6c455ac1 CK |
435 | * |
436 | * Returns true if f1 is chronologically later than f2. Both fences must be | |
437 | * from the same context, since a seqno is not re-used across contexts. | |
438 | */ | |
f54d1867 CW |
439 | static inline bool dma_fence_is_later(struct dma_fence *f1, |
440 | struct dma_fence *f2) | |
6c455ac1 CK |
441 | { |
442 | if (WARN_ON(f1->context != f2->context)) | |
443 | return false; | |
444 | ||
5e498abf | 445 | return __dma_fence_is_later(f1->seqno, f2->seqno, f1->ops); |
6c455ac1 CK |
446 | } |
447 | ||
e941759c | 448 | /** |
f54d1867 | 449 | * dma_fence_later - return the chronologically later fence |
2c269b09 DV |
450 | * @f1: the first fence from the same context |
451 | * @f2: the second fence from the same context | |
e941759c ML |
452 | * |
453 | * Returns NULL if both fences are signaled, otherwise the fence that would be | |
454 | * signaled last. Both fences must be from the same context, since a seqno is | |
455 | * not re-used across contexts. | |
456 | */ | |
f54d1867 CW |
457 | static inline struct dma_fence *dma_fence_later(struct dma_fence *f1, |
458 | struct dma_fence *f2) | |
e941759c ML |
459 | { |
460 | if (WARN_ON(f1->context != f2->context)) | |
461 | return NULL; | |
462 | ||
463 | /* | |
f54d1867 CW |
464 | * Can't check just DMA_FENCE_FLAG_SIGNALED_BIT here, it may never |
465 | * have been set if enable_signaling wasn't called, and enabling that | |
466 | * here is overkill. | |
e941759c | 467 | */ |
f54d1867 CW |
468 | if (dma_fence_is_later(f1, f2)) |
469 | return dma_fence_is_signaled(f1) ? NULL : f1; | |
6c455ac1 | 470 | else |
f54d1867 | 471 | return dma_fence_is_signaled(f2) ? NULL : f2; |
e941759c ML |
472 | } |
473 | ||
d6c99f4b CW |
474 | /** |
475 | * dma_fence_get_status_locked - returns the status upon completion | |
2c269b09 | 476 | * @fence: the dma_fence to query |
d6c99f4b CW |
477 | * |
478 | * Drivers can supply an optional error status condition before they signal | |
479 | * the fence (to indicate whether the fence was completed due to an error | |
480 | * rather than success). The value of the status condition is only valid | |
481 | * if the fence has been signaled, dma_fence_get_status_locked() first checks | |
482 | * the signal state before reporting the error status. | |
483 | * | |
484 | * Returns 0 if the fence has not yet been signaled, 1 if the fence has | |
485 | * been signaled without an error condition, or a negative error code | |
486 | * if the fence has been completed in err. | |
487 | */ | |
488 | static inline int dma_fence_get_status_locked(struct dma_fence *fence) | |
489 | { | |
490 | if (dma_fence_is_signaled_locked(fence)) | |
a009e975 | 491 | return fence->error ?: 1; |
d6c99f4b CW |
492 | else |
493 | return 0; | |
494 | } | |
495 | ||
496 | int dma_fence_get_status(struct dma_fence *fence); | |
497 | ||
a009e975 CW |
498 | /** |
499 | * dma_fence_set_error - flag an error condition on the fence | |
2c269b09 DV |
500 | * @fence: the dma_fence |
501 | * @error: the error to store | |
a009e975 CW |
502 | * |
503 | * Drivers can supply an optional error status condition before they signal | |
504 | * the fence, to indicate that the fence was completed due to an error | |
505 | * rather than success. This must be set before signaling (so that the value | |
506 | * is visible before any waiters on the signal callback are woken). This | |
507 | * helper exists to help catching erroneous setting of #dma_fence.error. | |
508 | */ | |
509 | static inline void dma_fence_set_error(struct dma_fence *fence, | |
510 | int error) | |
511 | { | |
6ce31263 DV |
512 | WARN_ON(test_bit(DMA_FENCE_FLAG_SIGNALED_BIT, &fence->flags)); |
513 | WARN_ON(error >= 0 || error < -MAX_ERRNO); | |
a009e975 CW |
514 | |
515 | fence->error = error; | |
516 | } | |
517 | ||
f54d1867 | 518 | signed long dma_fence_wait_timeout(struct dma_fence *, |
a519435a | 519 | bool intr, signed long timeout); |
f54d1867 CW |
520 | signed long dma_fence_wait_any_timeout(struct dma_fence **fences, |
521 | uint32_t count, | |
7392b4bb | 522 | bool intr, signed long timeout, |
523 | uint32_t *idx); | |
e941759c ML |
524 | |
525 | /** | |
f54d1867 | 526 | * dma_fence_wait - sleep until the fence gets signaled |
2c269b09 DV |
527 | * @fence: the fence to wait on |
528 | * @intr: if true, do an interruptible wait | |
e941759c ML |
529 | * |
530 | * This function will return -ERESTARTSYS if interrupted by a signal, | |
531 | * or 0 if the fence was signaled. Other error values may be | |
532 | * returned on custom implementations. | |
533 | * | |
534 | * Performs a synchronous wait on this fence. It is assumed the caller | |
535 | * directly or indirectly holds a reference to the fence, otherwise the | |
536 | * fence might be freed before return, resulting in undefined behavior. | |
2c269b09 DV |
537 | * |
538 | * See also dma_fence_wait_timeout() and dma_fence_wait_any_timeout(). | |
e941759c | 539 | */ |
f54d1867 | 540 | static inline signed long dma_fence_wait(struct dma_fence *fence, bool intr) |
e941759c ML |
541 | { |
542 | signed long ret; | |
543 | ||
f54d1867 | 544 | /* Since dma_fence_wait_timeout cannot timeout with |
e941759c ML |
545 | * MAX_SCHEDULE_TIMEOUT, only valid return values are |
546 | * -ERESTARTSYS and MAX_SCHEDULE_TIMEOUT. | |
547 | */ | |
f54d1867 | 548 | ret = dma_fence_wait_timeout(fence, intr, MAX_SCHEDULE_TIMEOUT); |
e941759c ML |
549 | |
550 | return ret < 0 ? ret : 0; | |
551 | } | |
552 | ||
078dec33 | 553 | struct dma_fence *dma_fence_get_stub(void); |
f54d1867 | 554 | u64 dma_fence_context_alloc(unsigned num); |
e941759c | 555 | |
f54d1867 | 556 | #define DMA_FENCE_TRACE(f, fmt, args...) \ |
e941759c | 557 | do { \ |
f54d1867 CW |
558 | struct dma_fence *__ff = (f); \ |
559 | if (IS_ENABLED(CONFIG_DMA_FENCE_TRACE)) \ | |
b312d8ca | 560 | pr_info("f %llu#%llu: " fmt, \ |
e941759c ML |
561 | __ff->context, __ff->seqno, ##args); \ |
562 | } while (0) | |
563 | ||
f54d1867 | 564 | #define DMA_FENCE_WARN(f, fmt, args...) \ |
e941759c | 565 | do { \ |
f54d1867 | 566 | struct dma_fence *__ff = (f); \ |
b312d8ca | 567 | pr_warn("f %llu#%llu: " fmt, __ff->context, __ff->seqno,\ |
e941759c ML |
568 | ##args); \ |
569 | } while (0) | |
570 | ||
f54d1867 | 571 | #define DMA_FENCE_ERR(f, fmt, args...) \ |
e941759c | 572 | do { \ |
f54d1867 | 573 | struct dma_fence *__ff = (f); \ |
b312d8ca | 574 | pr_err("f %llu#%llu: " fmt, __ff->context, __ff->seqno, \ |
e941759c ML |
575 | ##args); \ |
576 | } while (0) | |
577 | ||
f54d1867 | 578 | #endif /* __LINUX_DMA_FENCE_H */ |