dt-bindings: nvmem: Add missing 'reg' property
[linux-block.git] / include / linux / counter.h
CommitLineData
0040a390
WBG
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Counter interface
4 * Copyright (C) 2018 William Breathitt Gray
5 */
6#ifndef _COUNTER_H_
7#define _COUNTER_H_
8
b6c50aff 9#include <linux/cdev.h>
0040a390 10#include <linux/device.h>
aaec1a0f 11#include <linux/kernel.h>
b6c50aff
WBG
12#include <linux/kfifo.h>
13#include <linux/mutex.h>
14#include <linux/spinlock_types.h>
0040a390 15#include <linux/types.h>
b6c50aff 16#include <linux/wait.h>
e65c26f4 17#include <uapi/linux/counter.h>
0040a390 18
aaec1a0f
WBG
19struct counter_device;
20struct counter_count;
21struct counter_synapse;
22struct counter_signal;
23
24enum counter_comp_type {
25 COUNTER_COMP_U8,
26 COUNTER_COMP_U64,
27 COUNTER_COMP_BOOL,
28 COUNTER_COMP_SIGNAL_LEVEL,
29 COUNTER_COMP_FUNCTION,
30 COUNTER_COMP_SYNAPSE_ACTION,
31 COUNTER_COMP_ENUM,
32 COUNTER_COMP_COUNT_DIRECTION,
33 COUNTER_COMP_COUNT_MODE,
34};
35
0040a390 36/**
aaec1a0f
WBG
37 * struct counter_comp - Counter component node
38 * @type: Counter component data type
39 * @name: device-specific component name
40 * @priv: component-relevant data
41 * @action_read Synapse action mode read callback. The read value of the
42 * respective Synapse action mode should be passed back via
43 * the action parameter.
44 * @device_u8_read Device u8 component read callback. The read value of the
45 * respective Device u8 component should be passed back via
46 * the val parameter.
47 * @count_u8_read Count u8 component read callback. The read value of the
48 * respective Count u8 component should be passed back via
49 * the val parameter.
50 * @signal_u8_read Signal u8 component read callback. The read value of the
51 * respective Signal u8 component should be passed back via
52 * the val parameter.
53 * @device_u32_read Device u32 component read callback. The read value of
54 * the respective Device u32 component should be passed
55 * back via the val parameter.
56 * @count_u32_read Count u32 component read callback. The read value of the
57 * respective Count u32 component should be passed back via
58 * the val parameter.
59 * @signal_u32_read Signal u32 component read callback. The read value of
60 * the respective Signal u32 component should be passed
61 * back via the val parameter.
62 * @device_u64_read Device u64 component read callback. The read value of
63 * the respective Device u64 component should be passed
64 * back via the val parameter.
65 * @count_u64_read Count u64 component read callback. The read value of the
66 * respective Count u64 component should be passed back via
67 * the val parameter.
68 * @signal_u64_read Signal u64 component read callback. The read value of
69 * the respective Signal u64 component should be passed
70 * back via the val parameter.
71 * @action_write Synapse action mode write callback. The write value of
72 * the respective Synapse action mode is passed via the
73 * action parameter.
74 * @device_u8_write Device u8 component write callback. The write value of
75 * the respective Device u8 component is passed via the val
76 * parameter.
77 * @count_u8_write Count u8 component write callback. The write value of
78 * the respective Count u8 component is passed via the val
79 * parameter.
80 * @signal_u8_write Signal u8 component write callback. The write value of
81 * the respective Signal u8 component is passed via the val
82 * parameter.
83 * @device_u32_write Device u32 component write callback. The write value of
84 * the respective Device u32 component is passed via the
85 * val parameter.
86 * @count_u32_write Count u32 component write callback. The write value of
87 * the respective Count u32 component is passed via the val
88 * parameter.
89 * @signal_u32_write Signal u32 component write callback. The write value of
90 * the respective Signal u32 component is passed via the
91 * val parameter.
92 * @device_u64_write Device u64 component write callback. The write value of
93 * the respective Device u64 component is passed via the
94 * val parameter.
95 * @count_u64_write Count u64 component write callback. The write value of
96 * the respective Count u64 component is passed via the val
97 * parameter.
98 * @signal_u64_write Signal u64 component write callback. The write value of
99 * the respective Signal u64 component is passed via the
100 * val parameter.
0040a390 101 */
aaec1a0f
WBG
102struct counter_comp {
103 enum counter_comp_type type;
0040a390 104 const char *name;
0040a390 105 void *priv;
aaec1a0f
WBG
106 union {
107 int (*action_read)(struct counter_device *counter,
108 struct counter_count *count,
109 struct counter_synapse *synapse,
110 enum counter_synapse_action *action);
111 int (*device_u8_read)(struct counter_device *counter, u8 *val);
112 int (*count_u8_read)(struct counter_device *counter,
113 struct counter_count *count, u8 *val);
114 int (*signal_u8_read)(struct counter_device *counter,
115 struct counter_signal *signal, u8 *val);
116 int (*device_u32_read)(struct counter_device *counter,
117 u32 *val);
118 int (*count_u32_read)(struct counter_device *counter,
119 struct counter_count *count, u32 *val);
120 int (*signal_u32_read)(struct counter_device *counter,
121 struct counter_signal *signal, u32 *val);
122 int (*device_u64_read)(struct counter_device *counter,
123 u64 *val);
124 int (*count_u64_read)(struct counter_device *counter,
125 struct counter_count *count, u64 *val);
126 int (*signal_u64_read)(struct counter_device *counter,
127 struct counter_signal *signal, u64 *val);
128 };
129 union {
130 int (*action_write)(struct counter_device *counter,
131 struct counter_count *count,
132 struct counter_synapse *synapse,
133 enum counter_synapse_action action);
134 int (*device_u8_write)(struct counter_device *counter, u8 val);
135 int (*count_u8_write)(struct counter_device *counter,
136 struct counter_count *count, u8 val);
137 int (*signal_u8_write)(struct counter_device *counter,
138 struct counter_signal *signal, u8 val);
139 int (*device_u32_write)(struct counter_device *counter,
140 u32 val);
141 int (*count_u32_write)(struct counter_device *counter,
142 struct counter_count *count, u32 val);
143 int (*signal_u32_write)(struct counter_device *counter,
144 struct counter_signal *signal, u32 val);
145 int (*device_u64_write)(struct counter_device *counter,
146 u64 val);
147 int (*count_u64_write)(struct counter_device *counter,
148 struct counter_count *count, u64 val);
149 int (*signal_u64_write)(struct counter_device *counter,
150 struct counter_signal *signal, u64 val);
151 };
0040a390
WBG
152};
153
154/**
155 * struct counter_signal - Counter Signal node
712392f5
WBG
156 * @id: unique ID used to identify the Signal
157 * @name: device-specific Signal name
158 * @ext: optional array of Signal extensions
159 * @num_ext: number of Signal extensions specified in @ext
0040a390
WBG
160 */
161struct counter_signal {
162 int id;
163 const char *name;
164
aaec1a0f 165 struct counter_comp *ext;
0040a390 166 size_t num_ext;
0040a390
WBG
167};
168
169/**
170 * struct counter_synapse - Counter Synapse node
0040a390
WBG
171 * @actions_list: array of available action modes
172 * @num_actions: number of action modes specified in @actions_list
712392f5 173 * @signal: pointer to the associated Signal
0040a390
WBG
174 */
175struct counter_synapse {
0040a390
WBG
176 const enum counter_synapse_action *actions_list;
177 size_t num_actions;
178
179 struct counter_signal *signal;
180};
181
0040a390
WBG
182/**
183 * struct counter_count - Counter Count node
712392f5
WBG
184 * @id: unique ID used to identify the Count
185 * @name: device-specific Count name
186 * @functions_list: array of available function modes
0040a390 187 * @num_functions: number of function modes specified in @functions_list
712392f5
WBG
188 * @synapses: array of Synapses for initialization
189 * @num_synapses: number of Synapses specified in @synapses
190 * @ext: optional array of Count extensions
191 * @num_ext: number of Count extensions specified in @ext
0040a390
WBG
192 */
193struct counter_count {
194 int id;
195 const char *name;
196
394a0150 197 const enum counter_function *functions_list;
0040a390
WBG
198 size_t num_functions;
199
200 struct counter_synapse *synapses;
201 size_t num_synapses;
202
aaec1a0f 203 struct counter_comp *ext;
0040a390 204 size_t num_ext;
0040a390
WBG
205};
206
b6c50aff
WBG
207/**
208 * struct counter_event_node - Counter Event node
209 * @l: list of current watching Counter events
210 * @event: event that triggers
211 * @channel: event channel
212 * @comp_list: list of components to watch when event triggers
213 */
214struct counter_event_node {
215 struct list_head l;
216 u8 event;
217 u8 channel;
218 struct list_head comp_list;
219};
220
0040a390
WBG
221/**
222 * struct counter_ops - Callbacks from driver
712392f5
WBG
223 * @signal_read: optional read callback for Signals. The read level of
224 * the respective Signal should be passed back via the
225 * level parameter.
226 * @count_read: read callback for Counts. The read value of the
227 * respective Count should be passed back via the value
228 * parameter.
229 * @count_write: optional write callback for Counts. The write value for
230 * the respective Count is passed in via the value
d49e6ee2 231 * parameter.
aaec1a0f
WBG
232 * @function_read: read callback the Count function modes. The read
233 * function mode of the respective Count should be passed
234 * back via the function parameter.
712392f5
WBG
235 * @function_write: optional write callback for Count function modes. The
236 * function mode to write for the respective Count is
237 * passed in via the function parameter.
238 * @action_read: optional read callback the Synapse action modes. The
239 * read action mode of the respective Synapse should be
240 * passed back via the action parameter.
241 * @action_write: optional write callback for Synapse action modes. The
242 * action mode to write for the respective Synapse is
243 * passed in via the action parameter.
b6c50aff
WBG
244 * @events_configure: optional write callback to configure events. The list of
245 * struct counter_event_node may be accessed via the
246 * events_list member of the counter parameter.
247 * @watch_validate: optional callback to validate a watch. The Counter
248 * component watch configuration is passed in via the watch
249 * parameter. A return value of 0 indicates a valid Counter
250 * component watch configuration.
0040a390
WBG
251 */
252struct counter_ops {
253 int (*signal_read)(struct counter_device *counter,
254 struct counter_signal *signal,
493b938a 255 enum counter_signal_level *level);
0040a390 256 int (*count_read)(struct counter_device *counter,
aaec1a0f 257 struct counter_count *count, u64 *value);
0040a390 258 int (*count_write)(struct counter_device *counter,
aaec1a0f
WBG
259 struct counter_count *count, u64 value);
260 int (*function_read)(struct counter_device *counter,
261 struct counter_count *count,
262 enum counter_function *function);
263 int (*function_write)(struct counter_device *counter,
264 struct counter_count *count,
265 enum counter_function function);
266 int (*action_read)(struct counter_device *counter,
267 struct counter_count *count,
268 struct counter_synapse *synapse,
269 enum counter_synapse_action *action);
270 int (*action_write)(struct counter_device *counter,
271 struct counter_count *count,
272 struct counter_synapse *synapse,
273 enum counter_synapse_action action);
b6c50aff
WBG
274 int (*events_configure)(struct counter_device *counter);
275 int (*watch_validate)(struct counter_device *counter,
276 const struct counter_watch *watch);
0040a390
WBG
277};
278
0040a390
WBG
279/**
280 * struct counter_device - Counter data structure
712392f5 281 * @name: name of the device
0040a390 282 * @parent: optional parent device providing the counters
0040a390
WBG
283 * @ops: callbacks from driver
284 * @signals: array of Signals
285 * @num_signals: number of Signals specified in @signals
286 * @counts: array of Counts
287 * @num_counts: number of Counts specified in @counts
288 * @ext: optional array of Counter device extensions
289 * @num_ext: number of Counter device extensions specified in @ext
290 * @priv: optional private data supplied by driver
aaec1a0f 291 * @dev: internal device structure
b6c50aff
WBG
292 * @chrdev: internal character device structure
293 * @events_list: list of current watching Counter events
294 * @events_list_lock: lock to protect Counter events list operations
295 * @next_events_list: list of next watching Counter events
296 * @n_events_list_lock: lock to protect Counter next events list operations
297 * @events: queue of detected Counter events
298 * @events_wait: wait queue to allow blocking reads of Counter events
8ac33b8b
WBG
299 * @events_in_lock: lock to protect Counter events queue in operations
300 * @events_out_lock: lock to protect Counter events queue out operations
b6c50aff 301 * @ops_exist_lock: lock to prevent use during removal
0040a390
WBG
302 */
303struct counter_device {
304 const char *name;
305 struct device *parent;
0040a390
WBG
306
307 const struct counter_ops *ops;
308
309 struct counter_signal *signals;
310 size_t num_signals;
311 struct counter_count *counts;
312 size_t num_counts;
313
aaec1a0f 314 struct counter_comp *ext;
0040a390
WBG
315 size_t num_ext;
316
317 void *priv;
aaec1a0f
WBG
318
319 struct device dev;
b6c50aff
WBG
320 struct cdev chrdev;
321 struct list_head events_list;
322 spinlock_t events_list_lock;
323 struct list_head next_events_list;
324 struct mutex n_events_list_lock;
325 DECLARE_KFIFO_PTR(events, struct counter_event);
326 wait_queue_head_t events_wait;
8ac33b8b
WBG
327 spinlock_t events_in_lock;
328 struct mutex events_out_lock;
b6c50aff 329 struct mutex ops_exist_lock;
0040a390
WBG
330};
331
0040a390
WBG
332int counter_register(struct counter_device *const counter);
333void counter_unregister(struct counter_device *const counter);
334int devm_counter_register(struct device *dev,
335 struct counter_device *const counter);
b6c50aff
WBG
336void counter_push_event(struct counter_device *const counter, const u8 event,
337 const u8 channel);
aaec1a0f
WBG
338
339#define COUNTER_COMP_DEVICE_U8(_name, _read, _write) \
340{ \
341 .type = COUNTER_COMP_U8, \
342 .name = (_name), \
343 .device_u8_read = (_read), \
344 .device_u8_write = (_write), \
345}
346#define COUNTER_COMP_COUNT_U8(_name, _read, _write) \
347{ \
348 .type = COUNTER_COMP_U8, \
349 .name = (_name), \
350 .count_u8_read = (_read), \
351 .count_u8_write = (_write), \
352}
353#define COUNTER_COMP_SIGNAL_U8(_name, _read, _write) \
354{ \
355 .type = COUNTER_COMP_U8, \
356 .name = (_name), \
357 .signal_u8_read = (_read), \
358 .signal_u8_write = (_write), \
359}
360
361#define COUNTER_COMP_DEVICE_U64(_name, _read, _write) \
362{ \
363 .type = COUNTER_COMP_U64, \
364 .name = (_name), \
365 .device_u64_read = (_read), \
366 .device_u64_write = (_write), \
367}
368#define COUNTER_COMP_COUNT_U64(_name, _read, _write) \
369{ \
370 .type = COUNTER_COMP_U64, \
371 .name = (_name), \
372 .count_u64_read = (_read), \
373 .count_u64_write = (_write), \
374}
375#define COUNTER_COMP_SIGNAL_U64(_name, _read, _write) \
376{ \
377 .type = COUNTER_COMP_U64, \
378 .name = (_name), \
379 .signal_u64_read = (_read), \
380 .signal_u64_write = (_write), \
381}
382
383#define COUNTER_COMP_DEVICE_BOOL(_name, _read, _write) \
384{ \
385 .type = COUNTER_COMP_BOOL, \
386 .name = (_name), \
387 .device_u8_read = (_read), \
388 .device_u8_write = (_write), \
389}
390#define COUNTER_COMP_COUNT_BOOL(_name, _read, _write) \
391{ \
392 .type = COUNTER_COMP_BOOL, \
393 .name = (_name), \
394 .count_u8_read = (_read), \
395 .count_u8_write = (_write), \
396}
397#define COUNTER_COMP_SIGNAL_BOOL(_name, _read, _write) \
398{ \
399 .type = COUNTER_COMP_BOOL, \
400 .name = (_name), \
401 .signal_u8_read = (_read), \
402 .signal_u8_write = (_write), \
403}
404
405struct counter_available {
406 union {
407 const u32 *enums;
408 const char *const *strs;
409 };
410 size_t num_items;
411};
412
413#define DEFINE_COUNTER_AVAILABLE(_name, _enums) \
414 struct counter_available _name = { \
415 .enums = (_enums), \
416 .num_items = ARRAY_SIZE(_enums), \
417 }
418
419#define DEFINE_COUNTER_ENUM(_name, _strs) \
420 struct counter_available _name = { \
421 .strs = (_strs), \
422 .num_items = ARRAY_SIZE(_strs), \
423 }
424
425#define COUNTER_COMP_DEVICE_ENUM(_name, _get, _set, _available) \
426{ \
427 .type = COUNTER_COMP_ENUM, \
428 .name = (_name), \
429 .device_u32_read = (_get), \
430 .device_u32_write = (_set), \
431 .priv = &(_available), \
432}
433#define COUNTER_COMP_COUNT_ENUM(_name, _get, _set, _available) \
434{ \
435 .type = COUNTER_COMP_ENUM, \
436 .name = (_name), \
437 .count_u32_read = (_get), \
438 .count_u32_write = (_set), \
439 .priv = &(_available), \
440}
441#define COUNTER_COMP_SIGNAL_ENUM(_name, _get, _set, _available) \
442{ \
443 .type = COUNTER_COMP_ENUM, \
444 .name = (_name), \
445 .signal_u32_read = (_get), \
446 .signal_u32_write = (_set), \
447 .priv = &(_available), \
448}
449
450#define COUNTER_COMP_CEILING(_read, _write) \
451 COUNTER_COMP_COUNT_U64("ceiling", _read, _write)
452
453#define COUNTER_COMP_COUNT_MODE(_read, _write, _available) \
454{ \
455 .type = COUNTER_COMP_COUNT_MODE, \
456 .name = "count_mode", \
457 .count_u32_read = (_read), \
458 .count_u32_write = (_write), \
459 .priv = &(_available), \
460}
461
462#define COUNTER_COMP_DIRECTION(_read) \
463{ \
464 .type = COUNTER_COMP_COUNT_DIRECTION, \
465 .name = "direction", \
466 .count_u32_read = (_read), \
467}
468
469#define COUNTER_COMP_ENABLE(_read, _write) \
470 COUNTER_COMP_COUNT_BOOL("enable", _read, _write)
471
472#define COUNTER_COMP_FLOOR(_read, _write) \
473 COUNTER_COMP_COUNT_U64("floor", _read, _write)
474
475#define COUNTER_COMP_PRESET(_read, _write) \
476 COUNTER_COMP_COUNT_U64("preset", _read, _write)
477
478#define COUNTER_COMP_PRESET_ENABLE(_read, _write) \
479 COUNTER_COMP_COUNT_BOOL("preset_enable", _read, _write)
0040a390
WBG
480
481#endif /* _COUNTER_H_ */