Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1da177e4 LT |
2 | #ifndef _LINUX_AMIFDREG_H |
3 | #define _LINUX_AMIFDREG_H | |
4 | ||
5 | /* | |
6 | ** CIAAPRA bits (read only) | |
7 | */ | |
8 | ||
9 | #define DSKRDY (0x1<<5) /* disk ready when low */ | |
10 | #define DSKTRACK0 (0x1<<4) /* head at track zero when low */ | |
11 | #define DSKPROT (0x1<<3) /* disk protected when low */ | |
12 | #define DSKCHANGE (0x1<<2) /* low when disk removed */ | |
13 | ||
14 | /* | |
15 | ** CIAAPRB bits (read/write) | |
16 | */ | |
17 | ||
18 | #define DSKMOTOR (0x1<<7) /* motor on when low */ | |
19 | #define DSKSEL3 (0x1<<6) /* select drive 3 when low */ | |
20 | #define DSKSEL2 (0x1<<5) /* select drive 2 when low */ | |
21 | #define DSKSEL1 (0x1<<4) /* select drive 1 when low */ | |
22 | #define DSKSEL0 (0x1<<3) /* select drive 0 when low */ | |
23 | #define DSKSIDE (0x1<<2) /* side selection: 0 = upper, 1 = lower */ | |
24 | #define DSKDIREC (0x1<<1) /* step direction: 0=in, 1=out (to trk 0) */ | |
25 | #define DSKSTEP (0x1) /* pulse low to step head 1 track */ | |
26 | ||
27 | /* | |
28 | ** DSKBYTR bits (read only) | |
29 | */ | |
30 | ||
31 | #define DSKBYT (1<<15) /* register contains valid byte when set */ | |
32 | #define DMAON (1<<14) /* disk DMA enabled */ | |
33 | #define DISKWRITE (1<<13) /* disk write bit in DSKLEN enabled */ | |
34 | #define WORDEQUAL (1<<12) /* DSKSYNC register match when true */ | |
35 | /* bits 7-0 are data */ | |
36 | ||
37 | /* | |
38 | ** ADKCON/ADKCONR bits | |
39 | */ | |
40 | ||
41 | #ifndef SETCLR | |
42 | #define ADK_SETCLR (1<<15) /* control bit */ | |
43 | #endif | |
44 | #define ADK_PRECOMP1 (1<<14) /* precompensation selection */ | |
45 | #define ADK_PRECOMP0 (1<<13) /* 00=none, 01=140ns, 10=280ns, 11=500ns */ | |
46 | #define ADK_MFMPREC (1<<12) /* 0=GCR precomp., 1=MFM precomp. */ | |
47 | #define ADK_WORDSYNC (1<<10) /* enable DSKSYNC auto DMA */ | |
48 | #define ADK_MSBSYNC (1<<9) /* when 1, enable sync on MSbit (for GCR) */ | |
49 | #define ADK_FAST (1<<8) /* bit cell: 0=2us (GCR), 1=1us (MFM) */ | |
50 | ||
51 | /* | |
52 | ** DSKLEN bits | |
53 | */ | |
54 | ||
55 | #define DSKLEN_DMAEN (1<<15) | |
56 | #define DSKLEN_WRITE (1<<14) | |
57 | ||
58 | /* | |
59 | ** INTENA/INTREQ bits | |
60 | */ | |
61 | ||
62 | #define DSKINDEX (0x1<<4) /* DSKINDEX bit */ | |
63 | ||
64 | /* | |
65 | ** Misc | |
66 | */ | |
67 | ||
68 | #define MFM_SYNC 0x4489 /* standard MFM sync value */ | |
69 | ||
70 | /* Values for FD_COMMAND */ | |
71 | #define FD_RECALIBRATE 0x07 /* move to track 0 */ | |
72 | #define FD_SEEK 0x0F /* seek track */ | |
73 | #define FD_READ 0xE6 /* read with MT, MFM, SKip deleted */ | |
74 | #define FD_WRITE 0xC5 /* write with MT, MFM */ | |
75 | #define FD_SENSEI 0x08 /* Sense Interrupt Status */ | |
76 | #define FD_SPECIFY 0x03 /* specify HUT etc */ | |
77 | #define FD_FORMAT 0x4D /* format one track */ | |
78 | #define FD_VERSION 0x10 /* get version code */ | |
79 | #define FD_CONFIGURE 0x13 /* configure FIFO operation */ | |
80 | #define FD_PERPENDICULAR 0x12 /* perpendicular r/w mode */ | |
81 | ||
82 | #endif /* _LINUX_AMIFDREG_H */ |