Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef _ASM_X86_64_TOPOLOGY_H |
2 | #define _ASM_X86_64_TOPOLOGY_H | |
3 | ||
1da177e4 | 4 | |
2b97690f | 5 | #ifdef CONFIG_NUMA |
1da177e4 LT |
6 | |
7 | #include <asm/mpspec.h> | |
8 | #include <asm/bitops.h> | |
9 | ||
1da177e4 LT |
10 | extern cpumask_t cpu_online_map; |
11 | ||
12 | extern unsigned char cpu_to_node[]; | |
13 | extern cpumask_t node_to_cpumask[]; | |
1da177e4 LT |
14 | |
15 | #ifdef CONFIG_ACPI_NUMA | |
16 | extern int __node_distance(int, int); | |
17 | #define node_distance(a,b) __node_distance(a,b) | |
18 | /* #else fallback version */ | |
19 | #endif | |
20 | ||
21 | #define cpu_to_node(cpu) (cpu_to_node[cpu]) | |
22 | #define parent_node(node) (node) | |
c660439b | 23 | #define node_to_first_cpu(node) (first_cpu(node_to_cpumask[node])) |
1da177e4 | 24 | #define node_to_cpumask(node) (node_to_cpumask[node]) |
69e1a33f | 25 | #define pcibus_to_node(bus) ((long)(bus->sysdata)) |
8c5a0908 | 26 | #define pcibus_to_cpumask(bus) node_to_cpumask(pcibus_to_node(bus)); |
1da177e4 | 27 | |
69d81fcd AK |
28 | #define numa_node_id() read_pda(nodenumber) |
29 | ||
1da177e4 LT |
30 | /* sched_domains SD_NODE_INIT for x86_64 machines */ |
31 | #define SD_NODE_INIT (struct sched_domain) { \ | |
32 | .span = CPU_MASK_NONE, \ | |
33 | .parent = NULL, \ | |
1a848870 | 34 | .child = NULL, \ |
1da177e4 LT |
35 | .groups = NULL, \ |
36 | .min_interval = 8, \ | |
37 | .max_interval = 32, \ | |
38 | .busy_factor = 32, \ | |
39 | .imbalance_pct = 125, \ | |
7897986b NP |
40 | .cache_nice_tries = 2, \ |
41 | .busy_idx = 3, \ | |
42 | .idle_idx = 2, \ | |
687f1661 | 43 | .newidle_idx = 0, \ |
7897986b | 44 | .wake_idx = 1, \ |
147cbb4b | 45 | .forkexec_idx = 1, \ |
1da177e4 | 46 | .flags = SD_LOAD_BALANCE \ |
147cbb4b | 47 | | SD_BALANCE_FORK \ |
1da177e4 | 48 | | SD_BALANCE_EXEC \ |
08c183f3 | 49 | | SD_SERIALIZE \ |
1da177e4 LT |
50 | | SD_WAKE_BALANCE, \ |
51 | .last_balance = jiffies, \ | |
52 | .balance_interval = 1, \ | |
53 | .nr_balance_failed = 0, \ | |
54 | } | |
1da177e4 LT |
55 | |
56 | #endif | |
57 | ||
69dcc991 | 58 | #ifdef CONFIG_SMP |
f3fa8ebc RS |
59 | #define topology_physical_package_id(cpu) (cpu_data[cpu].phys_proc_id) |
60 | #define topology_core_id(cpu) (cpu_data[cpu].cpu_core_id) | |
69dcc991 ZY |
61 | #define topology_core_siblings(cpu) (cpu_core_map[cpu]) |
62 | #define topology_thread_siblings(cpu) (cpu_sibling_map[cpu]) | |
5c45bf27 SS |
63 | #define mc_capable() (boot_cpu_data.x86_max_cores > 1) |
64 | #define smt_capable() (smp_num_siblings > 1) | |
69dcc991 ZY |
65 | #endif |
66 | ||
1da177e4 LT |
67 | #include <asm-generic/topology.h> |
68 | ||
1e9f28fa SS |
69 | extern cpumask_t cpu_coregroup_map(int cpu); |
70 | ||
1da177e4 | 71 | #endif |