Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef __ASM_SMP_H |
2 | #define __ASM_SMP_H | |
3 | ||
4 | /* | |
5 | * We need the APIC definitions automatically as part of 'smp.h' | |
6 | */ | |
7 | #ifndef __ASSEMBLY__ | |
8 | #include <linux/config.h> | |
9 | #include <linux/threads.h> | |
10 | #include <linux/cpumask.h> | |
11 | #include <linux/bitops.h> | |
12 | extern int disable_apic; | |
13 | #endif | |
14 | ||
15 | #ifdef CONFIG_X86_LOCAL_APIC | |
16 | #ifndef __ASSEMBLY__ | |
17 | #include <asm/fixmap.h> | |
18 | #include <asm/mpspec.h> | |
19 | #ifdef CONFIG_X86_IO_APIC | |
20 | #include <asm/io_apic.h> | |
21 | #endif | |
22 | #include <asm/apic.h> | |
23 | #include <asm/thread_info.h> | |
24 | #endif | |
25 | #endif | |
26 | ||
27 | #ifdef CONFIG_SMP | |
28 | #ifndef ASSEMBLY | |
29 | ||
30 | #include <asm/pda.h> | |
31 | ||
32 | struct pt_regs; | |
33 | ||
a8ab26fe AK |
34 | extern cpumask_t cpu_present_mask; |
35 | extern cpumask_t cpu_possible_map; | |
36 | extern cpumask_t cpu_online_map; | |
37 | extern cpumask_t cpu_callout_map; | |
3c021751 | 38 | extern cpumask_t cpu_initialized; |
a8ab26fe | 39 | |
1da177e4 LT |
40 | /* |
41 | * Private routines/data | |
42 | */ | |
43 | ||
44 | extern void smp_alloc_memory(void); | |
1da177e4 LT |
45 | extern volatile unsigned long smp_invalidate_needed; |
46 | extern int pic_mode; | |
884d9e40 AR |
47 | extern void lock_ipi_call_lock(void); |
48 | extern void unlock_ipi_call_lock(void); | |
1da177e4 | 49 | extern int smp_num_siblings; |
1da177e4 | 50 | extern void smp_send_reschedule(int cpu); |
1da177e4 | 51 | void smp_stop_cpu(void); |
3d483f47 EB |
52 | extern int smp_call_function_single(int cpuid, void (*func) (void *info), |
53 | void *info, int retry, int wait); | |
54 | ||
1da177e4 | 55 | extern cpumask_t cpu_sibling_map[NR_CPUS]; |
3dd9d514 | 56 | extern cpumask_t cpu_core_map[NR_CPUS]; |
1da177e4 | 57 | extern u8 phys_proc_id[NR_CPUS]; |
3dd9d514 | 58 | extern u8 cpu_core_id[NR_CPUS]; |
1e9f28fa | 59 | extern u8 cpu_llc_id[NR_CPUS]; |
1da177e4 LT |
60 | |
61 | #define SMP_TRAMPOLINE_BASE 0x6000 | |
62 | ||
63 | /* | |
64 | * On x86 all CPUs are mapped 1:1 to the APIC space. | |
65 | * This simplifies scheduling and IPI sending and | |
66 | * compresses data structures. | |
67 | */ | |
68 | ||
1da177e4 LT |
69 | static inline int num_booting_cpus(void) |
70 | { | |
71 | return cpus_weight(cpu_callout_map); | |
72 | } | |
73 | ||
39c715b7 | 74 | #define raw_smp_processor_id() read_pda(cpunumber) |
1da177e4 | 75 | |
9c0aa0f9 | 76 | static inline int hard_smp_processor_id(void) |
1da177e4 LT |
77 | { |
78 | /* we don't want to mark this access volatile - bad code generation */ | |
79 | return GET_APIC_ID(*(unsigned int *)(APIC_BASE+APIC_ID)); | |
80 | } | |
81 | ||
a8ab26fe | 82 | extern int safe_smp_processor_id(void); |
76e4f660 AR |
83 | extern int __cpu_disable(void); |
84 | extern void __cpu_die(unsigned int cpu); | |
421c7ce6 | 85 | extern void prefill_possible_map(void); |
420f8f68 AK |
86 | extern unsigned num_processors; |
87 | extern unsigned disabled_cpus; | |
1da177e4 LT |
88 | |
89 | #endif /* !ASSEMBLY */ | |
90 | ||
91 | #define NO_PROC_ID 0xFF /* No processor magic marker */ | |
92 | ||
93 | #endif | |
94 | ||
95 | #ifndef ASSEMBLY | |
96 | /* | |
97 | * Some lowlevel functions might want to know about | |
98 | * the real APIC ID <-> CPU # mapping. | |
99 | */ | |
100 | extern u8 x86_cpu_to_apicid[NR_CPUS]; /* physical ID */ | |
101 | extern u8 x86_cpu_to_log_apicid[NR_CPUS]; | |
102 | extern u8 bios_cpu_apicid[]; | |
103 | ||
104 | static inline unsigned int cpu_mask_to_apicid(cpumask_t cpumask) | |
105 | { | |
106 | return cpus_addr(cpumask)[0]; | |
107 | } | |
108 | ||
1da177e4 LT |
109 | static inline int cpu_present_to_apicid(int mps_cpu) |
110 | { | |
111 | if (mps_cpu < NR_CPUS) | |
112 | return (int)bios_cpu_apicid[mps_cpu]; | |
113 | else | |
114 | return BAD_APICID; | |
115 | } | |
116 | ||
117 | #endif /* !ASSEMBLY */ | |
118 | ||
119 | #ifndef CONFIG_SMP | |
120 | #define stack_smp_processor_id() 0 | |
121 | #define safe_smp_processor_id() 0 | |
122 | #define cpu_logical_map(x) (x) | |
123 | #else | |
124 | #include <asm/thread_info.h> | |
125 | #define stack_smp_processor_id() \ | |
126 | ({ \ | |
127 | struct thread_info *ti; \ | |
128 | __asm__("andq %%rsp,%0; ":"=r" (ti) : "0" (CURRENT_MASK)); \ | |
129 | ti->cpu; \ | |
130 | }) | |
131 | #endif | |
132 | ||
133 | #ifndef __ASSEMBLY__ | |
134 | static __inline int logical_smp_processor_id(void) | |
135 | { | |
136 | /* we don't want to mark this access volatile - bad code generation */ | |
137 | return GET_APIC_LOGICAL_ID(*(unsigned long *)(APIC_BASE+APIC_LDR)); | |
138 | } | |
139 | #endif | |
140 | ||
b4033c17 AR |
141 | #ifdef CONFIG_SMP |
142 | #define cpu_physical_id(cpu) x86_cpu_to_apicid[cpu] | |
143 | #else | |
144 | #define cpu_physical_id(cpu) boot_cpu_id | |
145 | #endif | |
146 | ||
1da177e4 LT |
147 | #endif |
148 |