Commit | Line | Data |
---|---|---|
c758ecf6 GOC |
1 | #ifndef __ASM_X86_PROCESSOR_H |
2 | #define __ASM_X86_PROCESSOR_H | |
3 | ||
053de044 GOC |
4 | #include <asm/processor-flags.h> |
5 | ||
683e0253 GOC |
6 | /* Forward declaration, a strange C thing */ |
7 | struct task_struct; | |
8 | struct mm_struct; | |
9 | ||
2f66dcc9 GOC |
10 | #include <asm/vm86.h> |
11 | #include <asm/math_emu.h> | |
12 | #include <asm/segment.h> | |
2f66dcc9 GOC |
13 | #include <asm/types.h> |
14 | #include <asm/sigcontext.h> | |
15 | #include <asm/current.h> | |
16 | #include <asm/cpufeature.h> | |
c72dcf83 | 17 | #include <asm/system.h> |
2f66dcc9 | 18 | #include <asm/page.h> |
5300db88 | 19 | #include <asm/percpu.h> |
2f66dcc9 GOC |
20 | #include <asm/msr.h> |
21 | #include <asm/desc_defs.h> | |
bd61643e | 22 | #include <asm/nops.h> |
4d46a89e | 23 | |
2f66dcc9 | 24 | #include <linux/personality.h> |
5300db88 GOC |
25 | #include <linux/cpumask.h> |
26 | #include <linux/cache.h> | |
2f66dcc9 GOC |
27 | #include <linux/threads.h> |
28 | #include <linux/init.h> | |
c72dcf83 | 29 | |
0ccb8acc GOC |
30 | /* |
31 | * Default implementation of macro that returns current | |
32 | * instruction pointer ("program counter"). | |
33 | */ | |
34 | static inline void *current_text_addr(void) | |
35 | { | |
36 | void *pc; | |
4d46a89e IM |
37 | |
38 | asm volatile("mov $1f, %0; 1:":"=r" (pc)); | |
39 | ||
0ccb8acc GOC |
40 | return pc; |
41 | } | |
42 | ||
dbcb4660 | 43 | #ifdef CONFIG_X86_VSMP |
4d46a89e IM |
44 | # define ARCH_MIN_TASKALIGN (1 << INTERNODE_CACHE_SHIFT) |
45 | # define ARCH_MIN_MMSTRUCT_ALIGN (1 << INTERNODE_CACHE_SHIFT) | |
dbcb4660 | 46 | #else |
4d46a89e IM |
47 | # define ARCH_MIN_TASKALIGN 16 |
48 | # define ARCH_MIN_MMSTRUCT_ALIGN 0 | |
dbcb4660 GOC |
49 | #endif |
50 | ||
5300db88 GOC |
51 | /* |
52 | * CPU type and hardware bug flags. Kept separately for each CPU. | |
53 | * Members of this structure are referenced in head.S, so think twice | |
54 | * before touching them. [mj] | |
55 | */ | |
56 | ||
57 | struct cpuinfo_x86 { | |
4d46a89e IM |
58 | __u8 x86; /* CPU family */ |
59 | __u8 x86_vendor; /* CPU vendor */ | |
60 | __u8 x86_model; | |
61 | __u8 x86_mask; | |
5300db88 | 62 | #ifdef CONFIG_X86_32 |
4d46a89e IM |
63 | char wp_works_ok; /* It doesn't on 386's */ |
64 | ||
65 | /* Problems on some 486Dx4's and old 386's: */ | |
66 | char hlt_works_ok; | |
67 | char hard_math; | |
68 | char rfu; | |
69 | char fdiv_bug; | |
70 | char f00f_bug; | |
71 | char coma_bug; | |
72 | char pad0; | |
5300db88 | 73 | #else |
4d46a89e IM |
74 | /* Number of 4K pages in DTLB/ITLB combined(in pages): */ |
75 | int x86_tlbsize; | |
76 | __u8 x86_virt_bits; | |
77 | __u8 x86_phys_bits; | |
78 | /* CPUID returned core id bits: */ | |
79 | __u8 x86_coreid_bits; | |
80 | /* Max extended CPUID function supported: */ | |
81 | __u32 extended_cpuid_level; | |
5300db88 | 82 | #endif |
4d46a89e IM |
83 | /* Maximum supported CPUID level, -1=no CPUID: */ |
84 | int cpuid_level; | |
85 | __u32 x86_capability[NCAPINTS]; | |
86 | char x86_vendor_id[16]; | |
87 | char x86_model_id[64]; | |
88 | /* in KB - valid for CPUS which support this call: */ | |
89 | int x86_cache_size; | |
90 | int x86_cache_alignment; /* In bytes */ | |
91 | int x86_power; | |
92 | unsigned long loops_per_jiffy; | |
5300db88 | 93 | #ifdef CONFIG_SMP |
4d46a89e IM |
94 | /* cpus sharing the last level cache: */ |
95 | cpumask_t llc_shared_map; | |
5300db88 | 96 | #endif |
4d46a89e IM |
97 | /* cpuid returned max cores value: */ |
98 | u16 x86_max_cores; | |
99 | u16 apicid; | |
01aaea1a | 100 | u16 initial_apicid; |
4d46a89e | 101 | u16 x86_clflush_size; |
5300db88 | 102 | #ifdef CONFIG_SMP |
4d46a89e IM |
103 | /* number of cores as seen by the OS: */ |
104 | u16 booted_cores; | |
105 | /* Physical processor id: */ | |
106 | u16 phys_proc_id; | |
107 | /* Core id: */ | |
108 | u16 cpu_core_id; | |
109 | /* Index into per_cpu list: */ | |
110 | u16 cpu_index; | |
5300db88 GOC |
111 | #endif |
112 | } __attribute__((__aligned__(SMP_CACHE_BYTES))); | |
113 | ||
4d46a89e IM |
114 | #define X86_VENDOR_INTEL 0 |
115 | #define X86_VENDOR_CYRIX 1 | |
116 | #define X86_VENDOR_AMD 2 | |
117 | #define X86_VENDOR_UMC 3 | |
4d46a89e IM |
118 | #define X86_VENDOR_CENTAUR 5 |
119 | #define X86_VENDOR_TRANSMETA 7 | |
120 | #define X86_VENDOR_NSC 8 | |
121 | #define X86_VENDOR_NUM 9 | |
122 | ||
123 | #define X86_VENDOR_UNKNOWN 0xff | |
5300db88 | 124 | |
1a53905a GOC |
125 | /* |
126 | * capabilities of CPUs | |
127 | */ | |
4d46a89e IM |
128 | extern struct cpuinfo_x86 boot_cpu_data; |
129 | extern struct cpuinfo_x86 new_cpu_data; | |
130 | ||
131 | extern struct tss_struct doublefault_tss; | |
132 | extern __u32 cleared_cpu_caps[NCAPINTS]; | |
5300db88 GOC |
133 | |
134 | #ifdef CONFIG_SMP | |
135 | DECLARE_PER_CPU(struct cpuinfo_x86, cpu_info); | |
136 | #define cpu_data(cpu) per_cpu(cpu_info, cpu) | |
137 | #define current_cpu_data cpu_data(smp_processor_id()) | |
138 | #else | |
139 | #define cpu_data(cpu) boot_cpu_data | |
140 | #define current_cpu_data boot_cpu_data | |
141 | #endif | |
142 | ||
3d3f487c GC |
143 | static inline int hlt_works(int cpu) |
144 | { | |
145 | #ifdef CONFIG_X86_32 | |
146 | return cpu_data(cpu).hlt_works_ok; | |
147 | #else | |
148 | return 1; | |
149 | #endif | |
150 | } | |
151 | ||
4d46a89e IM |
152 | #define cache_line_size() (boot_cpu_data.x86_cache_alignment) |
153 | ||
154 | extern void cpu_detect(struct cpuinfo_x86 *c); | |
1a53905a | 155 | |
f580366f | 156 | extern void early_cpu_init(void); |
1a53905a GOC |
157 | extern void identify_boot_cpu(void); |
158 | extern void identify_secondary_cpu(struct cpuinfo_x86 *); | |
5300db88 GOC |
159 | extern void print_cpu_info(struct cpuinfo_x86 *); |
160 | extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); | |
161 | extern unsigned int init_intel_cacheinfo(struct cpuinfo_x86 *c); | |
162 | extern unsigned short num_cache_leaves; | |
163 | ||
1a53905a GOC |
164 | #if defined(CONFIG_X86_HT) || defined(CONFIG_X86_64) |
165 | extern void detect_ht(struct cpuinfo_x86 *c); | |
166 | #else | |
167 | static inline void detect_ht(struct cpuinfo_x86 *c) {} | |
168 | #endif | |
169 | ||
c758ecf6 | 170 | static inline void native_cpuid(unsigned int *eax, unsigned int *ebx, |
4d46a89e | 171 | unsigned int *ecx, unsigned int *edx) |
c758ecf6 GOC |
172 | { |
173 | /* ecx is often an input as well as an output. */ | |
cca2e6f8 JP |
174 | asm("cpuid" |
175 | : "=a" (*eax), | |
176 | "=b" (*ebx), | |
177 | "=c" (*ecx), | |
178 | "=d" (*edx) | |
179 | : "0" (*eax), "2" (*ecx)); | |
c758ecf6 GOC |
180 | } |
181 | ||
c72dcf83 GOC |
182 | static inline void load_cr3(pgd_t *pgdir) |
183 | { | |
184 | write_cr3(__pa(pgdir)); | |
185 | } | |
c758ecf6 | 186 | |
ca241c75 GOC |
187 | #ifdef CONFIG_X86_32 |
188 | /* This is the TSS defined by the hardware. */ | |
189 | struct x86_hw_tss { | |
4d46a89e IM |
190 | unsigned short back_link, __blh; |
191 | unsigned long sp0; | |
192 | unsigned short ss0, __ss0h; | |
193 | unsigned long sp1; | |
194 | /* ss1 caches MSR_IA32_SYSENTER_CS: */ | |
195 | unsigned short ss1, __ss1h; | |
196 | unsigned long sp2; | |
197 | unsigned short ss2, __ss2h; | |
198 | unsigned long __cr3; | |
199 | unsigned long ip; | |
200 | unsigned long flags; | |
201 | unsigned long ax; | |
202 | unsigned long cx; | |
203 | unsigned long dx; | |
204 | unsigned long bx; | |
205 | unsigned long sp; | |
206 | unsigned long bp; | |
207 | unsigned long si; | |
208 | unsigned long di; | |
209 | unsigned short es, __esh; | |
210 | unsigned short cs, __csh; | |
211 | unsigned short ss, __ssh; | |
212 | unsigned short ds, __dsh; | |
213 | unsigned short fs, __fsh; | |
214 | unsigned short gs, __gsh; | |
215 | unsigned short ldt, __ldth; | |
216 | unsigned short trace; | |
217 | unsigned short io_bitmap_base; | |
218 | ||
ca241c75 GOC |
219 | } __attribute__((packed)); |
220 | #else | |
221 | struct x86_hw_tss { | |
4d46a89e IM |
222 | u32 reserved1; |
223 | u64 sp0; | |
224 | u64 sp1; | |
225 | u64 sp2; | |
226 | u64 reserved2; | |
227 | u64 ist[7]; | |
228 | u32 reserved3; | |
229 | u32 reserved4; | |
230 | u16 reserved5; | |
231 | u16 io_bitmap_base; | |
232 | ||
ca241c75 GOC |
233 | } __attribute__((packed)) ____cacheline_aligned; |
234 | #endif | |
235 | ||
236 | /* | |
4d46a89e | 237 | * IO-bitmap sizes: |
ca241c75 | 238 | */ |
4d46a89e IM |
239 | #define IO_BITMAP_BITS 65536 |
240 | #define IO_BITMAP_BYTES (IO_BITMAP_BITS/8) | |
241 | #define IO_BITMAP_LONGS (IO_BITMAP_BYTES/sizeof(long)) | |
242 | #define IO_BITMAP_OFFSET offsetof(struct tss_struct, io_bitmap) | |
243 | #define INVALID_IO_BITMAP_OFFSET 0x8000 | |
244 | #define INVALID_IO_BITMAP_OFFSET_LAZY 0x9000 | |
ca241c75 GOC |
245 | |
246 | struct tss_struct { | |
4d46a89e IM |
247 | /* |
248 | * The hardware state: | |
249 | */ | |
250 | struct x86_hw_tss x86_tss; | |
ca241c75 GOC |
251 | |
252 | /* | |
253 | * The extra 1 is there because the CPU will access an | |
254 | * additional byte beyond the end of the IO permission | |
255 | * bitmap. The extra byte must be all 1 bits, and must | |
256 | * be within the limit. | |
257 | */ | |
4d46a89e | 258 | unsigned long io_bitmap[IO_BITMAP_LONGS + 1]; |
ca241c75 GOC |
259 | /* |
260 | * Cache the current maximum and the last task that used the bitmap: | |
261 | */ | |
4d46a89e IM |
262 | unsigned long io_bitmap_max; |
263 | struct thread_struct *io_bitmap_owner; | |
264 | ||
ca241c75 | 265 | /* |
4d46a89e | 266 | * .. and then another 0x100 bytes for the emergency kernel stack: |
ca241c75 | 267 | */ |
4d46a89e IM |
268 | unsigned long stack[64]; |
269 | ||
84e65b0a | 270 | } ____cacheline_aligned; |
ca241c75 GOC |
271 | |
272 | DECLARE_PER_CPU(struct tss_struct, init_tss); | |
273 | ||
4d46a89e IM |
274 | /* |
275 | * Save the original ist values for checking stack pointers during debugging | |
276 | */ | |
1a53905a | 277 | struct orig_ist { |
4d46a89e | 278 | unsigned long ist[7]; |
1a53905a GOC |
279 | }; |
280 | ||
99f8ecdf | 281 | #define MXCSR_DEFAULT 0x1f80 |
46265df0 | 282 | |
99f8ecdf | 283 | struct i387_fsave_struct { |
ca9cda2f IM |
284 | u32 cwd; /* FPU Control Word */ |
285 | u32 swd; /* FPU Status Word */ | |
286 | u32 twd; /* FPU Tag Word */ | |
287 | u32 fip; /* FPU IP Offset */ | |
288 | u32 fcs; /* FPU IP Selector */ | |
289 | u32 foo; /* FPU Operand Pointer Offset */ | |
290 | u32 fos; /* FPU Operand Pointer Selector */ | |
291 | ||
292 | /* 8*10 bytes for each FP-reg = 80 bytes: */ | |
4d46a89e | 293 | u32 st_space[20]; |
ca9cda2f IM |
294 | |
295 | /* Software status information [not touched by FSAVE ]: */ | |
4d46a89e | 296 | u32 status; |
46265df0 GOC |
297 | }; |
298 | ||
46265df0 | 299 | struct i387_fxsave_struct { |
ca9cda2f IM |
300 | u16 cwd; /* Control Word */ |
301 | u16 swd; /* Status Word */ | |
302 | u16 twd; /* Tag Word */ | |
303 | u16 fop; /* Last Instruction Opcode */ | |
99f8ecdf RM |
304 | union { |
305 | struct { | |
ca9cda2f IM |
306 | u64 rip; /* Instruction Pointer */ |
307 | u64 rdp; /* Data Pointer */ | |
99f8ecdf RM |
308 | }; |
309 | struct { | |
ca9cda2f IM |
310 | u32 fip; /* FPU IP Offset */ |
311 | u32 fcs; /* FPU IP Selector */ | |
312 | u32 foo; /* FPU Operand Offset */ | |
313 | u32 fos; /* FPU Operand Selector */ | |
99f8ecdf RM |
314 | }; |
315 | }; | |
ca9cda2f IM |
316 | u32 mxcsr; /* MXCSR Register State */ |
317 | u32 mxcsr_mask; /* MXCSR Mask */ | |
318 | ||
319 | /* 8*16 bytes for each FP-reg = 128 bytes: */ | |
4d46a89e | 320 | u32 st_space[32]; |
ca9cda2f IM |
321 | |
322 | /* 16*16 bytes for each XMM-reg = 256 bytes: */ | |
4d46a89e | 323 | u32 xmm_space[64]; |
ca9cda2f | 324 | |
4d46a89e IM |
325 | u32 padding[24]; |
326 | ||
46265df0 GOC |
327 | } __attribute__((aligned(16))); |
328 | ||
99f8ecdf | 329 | struct i387_soft_struct { |
4d46a89e IM |
330 | u32 cwd; |
331 | u32 swd; | |
332 | u32 twd; | |
333 | u32 fip; | |
334 | u32 fcs; | |
335 | u32 foo; | |
336 | u32 fos; | |
337 | /* 8*10 bytes for each FP-reg = 80 bytes: */ | |
338 | u32 st_space[20]; | |
339 | u8 ftop; | |
340 | u8 changed; | |
341 | u8 lookahead; | |
342 | u8 no_update; | |
343 | u8 rm; | |
344 | u8 alimit; | |
345 | struct info *info; | |
346 | u32 entry_eip; | |
99f8ecdf RM |
347 | }; |
348 | ||
61c4628b | 349 | union thread_xstate { |
99f8ecdf | 350 | struct i387_fsave_struct fsave; |
46265df0 | 351 | struct i387_fxsave_struct fxsave; |
4d46a89e | 352 | struct i387_soft_struct soft; |
46265df0 GOC |
353 | }; |
354 | ||
fe676203 | 355 | #ifdef CONFIG_X86_64 |
2f66dcc9 | 356 | DECLARE_PER_CPU(struct orig_ist, orig_ist); |
96a388de | 357 | #endif |
c758ecf6 | 358 | |
683e0253 | 359 | extern void print_cpu_info(struct cpuinfo_x86 *); |
61c4628b | 360 | extern unsigned int xstate_size; |
aa283f49 SS |
361 | extern void free_thread_xstate(struct task_struct *); |
362 | extern struct kmem_cache *task_xstate_cachep; | |
683e0253 GOC |
363 | extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); |
364 | extern unsigned int init_intel_cacheinfo(struct cpuinfo_x86 *c); | |
365 | extern unsigned short num_cache_leaves; | |
366 | ||
cb38d377 | 367 | struct thread_struct { |
4d46a89e IM |
368 | /* Cached TLS descriptors: */ |
369 | struct desc_struct tls_array[GDT_ENTRY_TLS_ENTRIES]; | |
370 | unsigned long sp0; | |
371 | unsigned long sp; | |
cb38d377 | 372 | #ifdef CONFIG_X86_32 |
4d46a89e | 373 | unsigned long sysenter_cs; |
cb38d377 | 374 | #else |
4d46a89e IM |
375 | unsigned long usersp; /* Copy from PDA */ |
376 | unsigned short es; | |
377 | unsigned short ds; | |
378 | unsigned short fsindex; | |
379 | unsigned short gsindex; | |
cb38d377 | 380 | #endif |
4d46a89e IM |
381 | unsigned long ip; |
382 | unsigned long fs; | |
383 | unsigned long gs; | |
384 | /* Hardware debugging registers: */ | |
385 | unsigned long debugreg0; | |
386 | unsigned long debugreg1; | |
387 | unsigned long debugreg2; | |
388 | unsigned long debugreg3; | |
389 | unsigned long debugreg6; | |
390 | unsigned long debugreg7; | |
391 | /* Fault info: */ | |
392 | unsigned long cr2; | |
393 | unsigned long trap_no; | |
394 | unsigned long error_code; | |
61c4628b SS |
395 | /* floating point and extended processor state */ |
396 | union thread_xstate *xstate; | |
cb38d377 | 397 | #ifdef CONFIG_X86_32 |
4d46a89e | 398 | /* Virtual 86 mode info */ |
cb38d377 GOC |
399 | struct vm86_struct __user *vm86_info; |
400 | unsigned long screen_bitmap; | |
4d46a89e IM |
401 | unsigned long v86flags; |
402 | unsigned long v86mask; | |
403 | unsigned long saved_sp0; | |
404 | unsigned int saved_fs; | |
405 | unsigned int saved_gs; | |
cb38d377 | 406 | #endif |
4d46a89e IM |
407 | /* IO permissions: */ |
408 | unsigned long *io_bitmap_ptr; | |
409 | unsigned long iopl; | |
410 | /* Max allowed port in the bitmap, in bytes: */ | |
411 | unsigned io_bitmap_max; | |
cb38d377 GOC |
412 | /* MSR_IA32_DEBUGCTLMSR value to switch in if TIF_DEBUGCTLMSR is set. */ |
413 | unsigned long debugctlmsr; | |
414 | /* Debug Store - if not 0 points to a DS Save Area configuration; | |
415 | * goes into MSR_IA32_DS_AREA */ | |
416 | unsigned long ds_area_msr; | |
417 | }; | |
418 | ||
1b46cbe0 GOC |
419 | static inline unsigned long native_get_debugreg(int regno) |
420 | { | |
4d46a89e | 421 | unsigned long val = 0; /* Damn you, gcc! */ |
1b46cbe0 GOC |
422 | |
423 | switch (regno) { | |
424 | case 0: | |
cca2e6f8 JP |
425 | asm("mov %%db0, %0" :"=r" (val)); |
426 | break; | |
1b46cbe0 | 427 | case 1: |
cca2e6f8 JP |
428 | asm("mov %%db1, %0" :"=r" (val)); |
429 | break; | |
1b46cbe0 | 430 | case 2: |
cca2e6f8 JP |
431 | asm("mov %%db2, %0" :"=r" (val)); |
432 | break; | |
1b46cbe0 | 433 | case 3: |
cca2e6f8 JP |
434 | asm("mov %%db3, %0" :"=r" (val)); |
435 | break; | |
1b46cbe0 | 436 | case 6: |
cca2e6f8 JP |
437 | asm("mov %%db6, %0" :"=r" (val)); |
438 | break; | |
1b46cbe0 | 439 | case 7: |
cca2e6f8 JP |
440 | asm("mov %%db7, %0" :"=r" (val)); |
441 | break; | |
1b46cbe0 GOC |
442 | default: |
443 | BUG(); | |
444 | } | |
445 | return val; | |
446 | } | |
447 | ||
448 | static inline void native_set_debugreg(int regno, unsigned long value) | |
449 | { | |
450 | switch (regno) { | |
451 | case 0: | |
4d46a89e | 452 | asm("mov %0, %%db0" ::"r" (value)); |
1b46cbe0 GOC |
453 | break; |
454 | case 1: | |
4d46a89e | 455 | asm("mov %0, %%db1" ::"r" (value)); |
1b46cbe0 GOC |
456 | break; |
457 | case 2: | |
4d46a89e | 458 | asm("mov %0, %%db2" ::"r" (value)); |
1b46cbe0 GOC |
459 | break; |
460 | case 3: | |
4d46a89e | 461 | asm("mov %0, %%db3" ::"r" (value)); |
1b46cbe0 GOC |
462 | break; |
463 | case 6: | |
4d46a89e | 464 | asm("mov %0, %%db6" ::"r" (value)); |
1b46cbe0 GOC |
465 | break; |
466 | case 7: | |
4d46a89e | 467 | asm("mov %0, %%db7" ::"r" (value)); |
1b46cbe0 GOC |
468 | break; |
469 | default: | |
470 | BUG(); | |
471 | } | |
472 | } | |
473 | ||
62d7d7ed GOC |
474 | /* |
475 | * Set IOPL bits in EFLAGS from given mask | |
476 | */ | |
477 | static inline void native_set_iopl_mask(unsigned mask) | |
478 | { | |
479 | #ifdef CONFIG_X86_32 | |
480 | unsigned int reg; | |
4d46a89e | 481 | |
cca2e6f8 JP |
482 | asm volatile ("pushfl;" |
483 | "popl %0;" | |
484 | "andl %1, %0;" | |
485 | "orl %2, %0;" | |
486 | "pushl %0;" | |
487 | "popfl" | |
488 | : "=&r" (reg) | |
489 | : "i" (~X86_EFLAGS_IOPL), "r" (mask)); | |
62d7d7ed GOC |
490 | #endif |
491 | } | |
492 | ||
4d46a89e IM |
493 | static inline void |
494 | native_load_sp0(struct tss_struct *tss, struct thread_struct *thread) | |
7818a1e0 GOC |
495 | { |
496 | tss->x86_tss.sp0 = thread->sp0; | |
497 | #ifdef CONFIG_X86_32 | |
4d46a89e | 498 | /* Only happens when SEP is enabled, no need to test "SEP"arately: */ |
7818a1e0 GOC |
499 | if (unlikely(tss->x86_tss.ss1 != thread->sysenter_cs)) { |
500 | tss->x86_tss.ss1 = thread->sysenter_cs; | |
501 | wrmsr(MSR_IA32_SYSENTER_CS, thread->sysenter_cs, 0); | |
502 | } | |
503 | #endif | |
504 | } | |
1b46cbe0 | 505 | |
e801f864 GOC |
506 | static inline void native_swapgs(void) |
507 | { | |
508 | #ifdef CONFIG_X86_64 | |
509 | asm volatile("swapgs" ::: "memory"); | |
510 | #endif | |
511 | } | |
512 | ||
7818a1e0 GOC |
513 | #ifdef CONFIG_PARAVIRT |
514 | #include <asm/paravirt.h> | |
515 | #else | |
4d46a89e IM |
516 | #define __cpuid native_cpuid |
517 | #define paravirt_enabled() 0 | |
1b46cbe0 GOC |
518 | |
519 | /* | |
520 | * These special macros can be used to get or set a debugging register | |
521 | */ | |
522 | #define get_debugreg(var, register) \ | |
523 | (var) = native_get_debugreg(register) | |
524 | #define set_debugreg(value, register) \ | |
525 | native_set_debugreg(register, value) | |
526 | ||
cca2e6f8 JP |
527 | static inline void load_sp0(struct tss_struct *tss, |
528 | struct thread_struct *thread) | |
7818a1e0 GOC |
529 | { |
530 | native_load_sp0(tss, thread); | |
531 | } | |
532 | ||
62d7d7ed | 533 | #define set_iopl_mask native_set_iopl_mask |
1b46cbe0 GOC |
534 | #endif /* CONFIG_PARAVIRT */ |
535 | ||
536 | /* | |
537 | * Save the cr4 feature set we're using (ie | |
538 | * Pentium 4MB enable and PPro Global page | |
539 | * enable), so that any CPU's that boot up | |
540 | * after us can get the correct flags. | |
541 | */ | |
4d46a89e | 542 | extern unsigned long mmu_cr4_features; |
1b46cbe0 GOC |
543 | |
544 | static inline void set_in_cr4(unsigned long mask) | |
545 | { | |
546 | unsigned cr4; | |
4d46a89e | 547 | |
1b46cbe0 GOC |
548 | mmu_cr4_features |= mask; |
549 | cr4 = read_cr4(); | |
550 | cr4 |= mask; | |
551 | write_cr4(cr4); | |
552 | } | |
553 | ||
554 | static inline void clear_in_cr4(unsigned long mask) | |
555 | { | |
556 | unsigned cr4; | |
4d46a89e | 557 | |
1b46cbe0 GOC |
558 | mmu_cr4_features &= ~mask; |
559 | cr4 = read_cr4(); | |
560 | cr4 &= ~mask; | |
561 | write_cr4(cr4); | |
562 | } | |
563 | ||
683e0253 | 564 | struct microcode_header { |
4d46a89e IM |
565 | unsigned int hdrver; |
566 | unsigned int rev; | |
567 | unsigned int date; | |
568 | unsigned int sig; | |
569 | unsigned int cksum; | |
570 | unsigned int ldrver; | |
571 | unsigned int pf; | |
572 | unsigned int datasize; | |
573 | unsigned int totalsize; | |
574 | unsigned int reserved[3]; | |
683e0253 GOC |
575 | }; |
576 | ||
577 | struct microcode { | |
4d46a89e IM |
578 | struct microcode_header hdr; |
579 | unsigned int bits[0]; | |
683e0253 GOC |
580 | }; |
581 | ||
4d46a89e IM |
582 | typedef struct microcode microcode_t; |
583 | typedef struct microcode_header microcode_header_t; | |
683e0253 GOC |
584 | |
585 | /* microcode format is extended from prescott processors */ | |
586 | struct extended_signature { | |
4d46a89e IM |
587 | unsigned int sig; |
588 | unsigned int pf; | |
589 | unsigned int cksum; | |
683e0253 GOC |
590 | }; |
591 | ||
592 | struct extended_sigtable { | |
4d46a89e IM |
593 | unsigned int count; |
594 | unsigned int cksum; | |
595 | unsigned int reserved[3]; | |
683e0253 GOC |
596 | struct extended_signature sigs[0]; |
597 | }; | |
598 | ||
fc87e906 | 599 | typedef struct { |
4d46a89e | 600 | unsigned long seg; |
fc87e906 GOC |
601 | } mm_segment_t; |
602 | ||
603 | ||
683e0253 GOC |
604 | /* |
605 | * create a kernel thread without removing it from tasklists | |
606 | */ | |
607 | extern int kernel_thread(int (*fn)(void *), void *arg, unsigned long flags); | |
608 | ||
609 | /* Free all resources held by a thread. */ | |
610 | extern void release_thread(struct task_struct *); | |
611 | ||
4d46a89e | 612 | /* Prepare to copy thread state - unlazy all lazy state */ |
683e0253 | 613 | extern void prepare_to_copy(struct task_struct *tsk); |
1b46cbe0 | 614 | |
683e0253 | 615 | unsigned long get_wchan(struct task_struct *p); |
c758ecf6 GOC |
616 | |
617 | /* | |
618 | * Generic CPUID function | |
619 | * clear %ecx since some cpus (Cyrix MII) do not set or clear %ecx | |
620 | * resulting in stale register contents being returned. | |
621 | */ | |
622 | static inline void cpuid(unsigned int op, | |
623 | unsigned int *eax, unsigned int *ebx, | |
624 | unsigned int *ecx, unsigned int *edx) | |
625 | { | |
626 | *eax = op; | |
627 | *ecx = 0; | |
628 | __cpuid(eax, ebx, ecx, edx); | |
629 | } | |
630 | ||
631 | /* Some CPUID calls want 'count' to be placed in ecx */ | |
632 | static inline void cpuid_count(unsigned int op, int count, | |
633 | unsigned int *eax, unsigned int *ebx, | |
634 | unsigned int *ecx, unsigned int *edx) | |
635 | { | |
636 | *eax = op; | |
637 | *ecx = count; | |
638 | __cpuid(eax, ebx, ecx, edx); | |
639 | } | |
640 | ||
641 | /* | |
642 | * CPUID functions returning a single datum | |
643 | */ | |
644 | static inline unsigned int cpuid_eax(unsigned int op) | |
645 | { | |
646 | unsigned int eax, ebx, ecx, edx; | |
647 | ||
648 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 649 | |
c758ecf6 GOC |
650 | return eax; |
651 | } | |
4d46a89e | 652 | |
c758ecf6 GOC |
653 | static inline unsigned int cpuid_ebx(unsigned int op) |
654 | { | |
655 | unsigned int eax, ebx, ecx, edx; | |
656 | ||
657 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 658 | |
c758ecf6 GOC |
659 | return ebx; |
660 | } | |
4d46a89e | 661 | |
c758ecf6 GOC |
662 | static inline unsigned int cpuid_ecx(unsigned int op) |
663 | { | |
664 | unsigned int eax, ebx, ecx, edx; | |
665 | ||
666 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 667 | |
c758ecf6 GOC |
668 | return ecx; |
669 | } | |
4d46a89e | 670 | |
c758ecf6 GOC |
671 | static inline unsigned int cpuid_edx(unsigned int op) |
672 | { | |
673 | unsigned int eax, ebx, ecx, edx; | |
674 | ||
675 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 676 | |
c758ecf6 GOC |
677 | return edx; |
678 | } | |
679 | ||
683e0253 GOC |
680 | /* REP NOP (PAUSE) is a good thing to insert into busy-wait loops. */ |
681 | static inline void rep_nop(void) | |
682 | { | |
cca2e6f8 | 683 | asm volatile("rep; nop" ::: "memory"); |
683e0253 GOC |
684 | } |
685 | ||
4d46a89e IM |
686 | static inline void cpu_relax(void) |
687 | { | |
688 | rep_nop(); | |
689 | } | |
690 | ||
691 | /* Stop speculative execution: */ | |
683e0253 GOC |
692 | static inline void sync_core(void) |
693 | { | |
694 | int tmp; | |
4d46a89e | 695 | |
683e0253 | 696 | asm volatile("cpuid" : "=a" (tmp) : "0" (1) |
cca2e6f8 | 697 | : "ebx", "ecx", "edx", "memory"); |
683e0253 GOC |
698 | } |
699 | ||
cca2e6f8 JP |
700 | static inline void __monitor(const void *eax, unsigned long ecx, |
701 | unsigned long edx) | |
683e0253 | 702 | { |
4d46a89e | 703 | /* "monitor %eax, %ecx, %edx;" */ |
cca2e6f8 JP |
704 | asm volatile(".byte 0x0f, 0x01, 0xc8;" |
705 | :: "a" (eax), "c" (ecx), "d"(edx)); | |
683e0253 GOC |
706 | } |
707 | ||
708 | static inline void __mwait(unsigned long eax, unsigned long ecx) | |
709 | { | |
4d46a89e | 710 | /* "mwait %eax, %ecx;" */ |
cca2e6f8 JP |
711 | asm volatile(".byte 0x0f, 0x01, 0xc9;" |
712 | :: "a" (eax), "c" (ecx)); | |
683e0253 GOC |
713 | } |
714 | ||
715 | static inline void __sti_mwait(unsigned long eax, unsigned long ecx) | |
716 | { | |
7f424a8b | 717 | trace_hardirqs_on(); |
4d46a89e | 718 | /* "mwait %eax, %ecx;" */ |
cca2e6f8 JP |
719 | asm volatile("sti; .byte 0x0f, 0x01, 0xc9;" |
720 | :: "a" (eax), "c" (ecx)); | |
683e0253 GOC |
721 | } |
722 | ||
723 | extern void mwait_idle_with_hints(unsigned long eax, unsigned long ecx); | |
724 | ||
4d46a89e | 725 | extern int force_mwait; |
683e0253 GOC |
726 | |
727 | extern void select_idle_routine(const struct cpuinfo_x86 *c); | |
728 | ||
4d46a89e | 729 | extern unsigned long boot_option_idle_override; |
c1e3b377 | 730 | extern unsigned long idle_halt; |
683e0253 | 731 | |
1a53905a GOC |
732 | extern void enable_sep_cpu(void); |
733 | extern int sysenter_setup(void); | |
734 | ||
735 | /* Defined in head.S */ | |
4d46a89e | 736 | extern struct desc_ptr early_gdt_descr; |
1a53905a GOC |
737 | |
738 | extern void cpu_set_gdt(int); | |
739 | extern void switch_to_new_gdt(void); | |
740 | extern void cpu_init(void); | |
741 | extern void init_gdt(int cpu); | |
742 | ||
5b0e5084 JB |
743 | static inline void update_debugctlmsr(unsigned long debugctlmsr) |
744 | { | |
745 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
746 | if (boot_cpu_data.x86 < 6) | |
747 | return; | |
748 | #endif | |
749 | wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
750 | } | |
751 | ||
4d46a89e IM |
752 | /* |
753 | * from system description table in BIOS. Mostly for MCA use, but | |
754 | * others may find it useful: | |
755 | */ | |
756 | extern unsigned int machine_id; | |
757 | extern unsigned int machine_submodel_id; | |
758 | extern unsigned int BIOS_revision; | |
1a53905a | 759 | |
4d46a89e IM |
760 | /* Boot loader type from the setup header: */ |
761 | extern int bootloader_type; | |
1a53905a | 762 | |
4d46a89e | 763 | extern char ignore_fpu_irq; |
683e0253 GOC |
764 | |
765 | #define HAVE_ARCH_PICK_MMAP_LAYOUT 1 | |
766 | #define ARCH_HAS_PREFETCHW | |
767 | #define ARCH_HAS_SPINLOCK_PREFETCH | |
768 | ||
ae2e15eb | 769 | #ifdef CONFIG_X86_32 |
4d46a89e IM |
770 | # define BASE_PREFETCH ASM_NOP4 |
771 | # define ARCH_HAS_PREFETCH | |
ae2e15eb | 772 | #else |
4d46a89e | 773 | # define BASE_PREFETCH "prefetcht0 (%1)" |
ae2e15eb GOC |
774 | #endif |
775 | ||
4d46a89e IM |
776 | /* |
777 | * Prefetch instructions for Pentium III (+) and AMD Athlon (+) | |
778 | * | |
779 | * It's not worth to care about 3dnow prefetches for the K6 | |
780 | * because they are microcoded there and very slow. | |
781 | */ | |
ae2e15eb GOC |
782 | static inline void prefetch(const void *x) |
783 | { | |
784 | alternative_input(BASE_PREFETCH, | |
785 | "prefetchnta (%1)", | |
786 | X86_FEATURE_XMM, | |
787 | "r" (x)); | |
788 | } | |
789 | ||
4d46a89e IM |
790 | /* |
791 | * 3dnow prefetch to get an exclusive cache line. | |
792 | * Useful for spinlocks to avoid one state transition in the | |
793 | * cache coherency protocol: | |
794 | */ | |
ae2e15eb GOC |
795 | static inline void prefetchw(const void *x) |
796 | { | |
797 | alternative_input(BASE_PREFETCH, | |
798 | "prefetchw (%1)", | |
799 | X86_FEATURE_3DNOW, | |
800 | "r" (x)); | |
801 | } | |
802 | ||
4d46a89e IM |
803 | static inline void spin_lock_prefetch(const void *x) |
804 | { | |
805 | prefetchw(x); | |
806 | } | |
807 | ||
2f66dcc9 GOC |
808 | #ifdef CONFIG_X86_32 |
809 | /* | |
810 | * User space process size: 3GB (default). | |
811 | */ | |
4d46a89e IM |
812 | #define TASK_SIZE PAGE_OFFSET |
813 | #define STACK_TOP TASK_SIZE | |
814 | #define STACK_TOP_MAX STACK_TOP | |
815 | ||
816 | #define INIT_THREAD { \ | |
817 | .sp0 = sizeof(init_stack) + (long)&init_stack, \ | |
818 | .vm86_info = NULL, \ | |
819 | .sysenter_cs = __KERNEL_CS, \ | |
820 | .io_bitmap_ptr = NULL, \ | |
821 | .fs = __KERNEL_PERCPU, \ | |
2f66dcc9 GOC |
822 | } |
823 | ||
824 | /* | |
825 | * Note that the .io_bitmap member must be extra-big. This is because | |
826 | * the CPU will access an additional byte beyond the end of the IO | |
827 | * permission bitmap. The extra byte must be all 1 bits, and must | |
828 | * be within the limit. | |
829 | */ | |
4d46a89e IM |
830 | #define INIT_TSS { \ |
831 | .x86_tss = { \ | |
2f66dcc9 | 832 | .sp0 = sizeof(init_stack) + (long)&init_stack, \ |
4d46a89e IM |
833 | .ss0 = __KERNEL_DS, \ |
834 | .ss1 = __KERNEL_CS, \ | |
835 | .io_bitmap_base = INVALID_IO_BITMAP_OFFSET, \ | |
836 | }, \ | |
837 | .io_bitmap = { [0 ... IO_BITMAP_LONGS] = ~0 }, \ | |
2f66dcc9 GOC |
838 | } |
839 | ||
2f66dcc9 GOC |
840 | extern unsigned long thread_saved_pc(struct task_struct *tsk); |
841 | ||
842 | #define THREAD_SIZE_LONGS (THREAD_SIZE/sizeof(unsigned long)) | |
843 | #define KSTK_TOP(info) \ | |
844 | ({ \ | |
845 | unsigned long *__ptr = (unsigned long *)(info); \ | |
846 | (unsigned long)(&__ptr[THREAD_SIZE_LONGS]); \ | |
847 | }) | |
848 | ||
849 | /* | |
850 | * The below -8 is to reserve 8 bytes on top of the ring0 stack. | |
851 | * This is necessary to guarantee that the entire "struct pt_regs" | |
852 | * is accessable even if the CPU haven't stored the SS/ESP registers | |
853 | * on the stack (interrupt gate does not save these registers | |
854 | * when switching to the same priv ring). | |
855 | * Therefore beware: accessing the ss/esp fields of the | |
856 | * "struct pt_regs" is possible, but they may contain the | |
857 | * completely wrong values. | |
858 | */ | |
859 | #define task_pt_regs(task) \ | |
860 | ({ \ | |
861 | struct pt_regs *__regs__; \ | |
862 | __regs__ = (struct pt_regs *)(KSTK_TOP(task_stack_page(task))-8); \ | |
863 | __regs__ - 1; \ | |
864 | }) | |
865 | ||
4d46a89e | 866 | #define KSTK_ESP(task) (task_pt_regs(task)->sp) |
2f66dcc9 GOC |
867 | |
868 | #else | |
869 | /* | |
870 | * User space process size. 47bits minus one guard page. | |
871 | */ | |
a5ae1c37 | 872 | #define TASK_SIZE64 ((1UL << 47) - PAGE_SIZE) |
2f66dcc9 GOC |
873 | |
874 | /* This decides where the kernel will search for a free chunk of vm | |
875 | * space during mmap's. | |
876 | */ | |
4d46a89e IM |
877 | #define IA32_PAGE_OFFSET ((current->personality & ADDR_LIMIT_3GB) ? \ |
878 | 0xc0000000 : 0xFFFFe000) | |
2f66dcc9 | 879 | |
4d46a89e IM |
880 | #define TASK_SIZE (test_thread_flag(TIF_IA32) ? \ |
881 | IA32_PAGE_OFFSET : TASK_SIZE64) | |
882 | #define TASK_SIZE_OF(child) ((test_tsk_thread_flag(child, TIF_IA32)) ? \ | |
883 | IA32_PAGE_OFFSET : TASK_SIZE64) | |
2f66dcc9 | 884 | |
922a70d3 DH |
885 | #define STACK_TOP TASK_SIZE |
886 | #define STACK_TOP_MAX TASK_SIZE64 | |
887 | ||
2f66dcc9 GOC |
888 | #define INIT_THREAD { \ |
889 | .sp0 = (unsigned long)&init_stack + sizeof(init_stack) \ | |
890 | } | |
891 | ||
892 | #define INIT_TSS { \ | |
893 | .x86_tss.sp0 = (unsigned long)&init_stack + sizeof(init_stack) \ | |
894 | } | |
895 | ||
2f66dcc9 GOC |
896 | /* |
897 | * Return saved PC of a blocked thread. | |
898 | * What is this good for? it will be always the scheduler or ret_from_fork. | |
899 | */ | |
4d46a89e | 900 | #define thread_saved_pc(t) (*(unsigned long *)((t)->thread.sp - 8)) |
2f66dcc9 | 901 | |
4d46a89e IM |
902 | #define task_pt_regs(tsk) ((struct pt_regs *)(tsk)->thread.sp0 - 1) |
903 | #define KSTK_ESP(tsk) -1 /* sorry. doesn't work for syscall. */ | |
2f66dcc9 GOC |
904 | #endif /* CONFIG_X86_64 */ |
905 | ||
513ad84b IM |
906 | extern void start_thread(struct pt_regs *regs, unsigned long new_ip, |
907 | unsigned long new_sp); | |
908 | ||
4d46a89e IM |
909 | /* |
910 | * This decides where the kernel will search for a free chunk of vm | |
683e0253 GOC |
911 | * space during mmap's. |
912 | */ | |
913 | #define TASK_UNMAPPED_BASE (PAGE_ALIGN(TASK_SIZE / 3)) | |
914 | ||
4d46a89e | 915 | #define KSTK_EIP(task) (task_pt_regs(task)->ip) |
683e0253 | 916 | |
529e25f6 EB |
917 | /* Get/set a process' ability to use the timestamp counter instruction */ |
918 | #define GET_TSC_CTL(adr) get_tsc_mode((adr)) | |
919 | #define SET_TSC_CTL(val) set_tsc_mode((val)) | |
920 | ||
921 | extern int get_tsc_mode(unsigned long adr); | |
922 | extern int set_tsc_mode(unsigned int val); | |
923 | ||
c758ecf6 | 924 | #endif |