Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
26ff6c11 PM |
2 | * This file contains the functions and defines necessary to modify and |
3 | * use the SuperH page table tree. | |
4 | * | |
1da177e4 | 5 | * Copyright (C) 1999 Niibe Yutaka |
26ff6c11 PM |
6 | * Copyright (C) 2002 - 2005 Paul Mundt |
7 | * | |
8 | * This file is subject to the terms and conditions of the GNU General | |
9 | * Public License. See the file "COPYING" in the main directory of this | |
10 | * archive for more details. | |
1da177e4 | 11 | */ |
26ff6c11 PM |
12 | #ifndef __ASM_SH_PGTABLE_H |
13 | #define __ASM_SH_PGTABLE_H | |
1da177e4 | 14 | |
26ff6c11 PM |
15 | #include <asm-generic/pgtable-nopmd.h> |
16 | #include <asm/page.h> | |
17 | ||
1da177e4 | 18 | #ifndef __ASSEMBLY__ |
1da177e4 LT |
19 | #include <asm/addrspace.h> |
20 | #include <asm/fixmap.h> | |
1da177e4 | 21 | |
1da177e4 LT |
22 | /* |
23 | * ZERO_PAGE is a global shared page that is always zero: used | |
24 | * for zero-mapped memory areas etc.. | |
25 | */ | |
26ff6c11 | 26 | extern unsigned long empty_zero_page[PAGE_SIZE / sizeof(unsigned long)]; |
1da177e4 LT |
27 | #define ZERO_PAGE(vaddr) (virt_to_page(empty_zero_page)) |
28 | ||
29 | #endif /* !__ASSEMBLY__ */ | |
30 | ||
21440cf0 PM |
31 | /* |
32 | * traditional two-level paging structure | |
33 | */ | |
34 | /* PTE bits */ | |
35 | #ifdef CONFIG_X2TLB | |
36 | # define PTE_MAGNITUDE 3 /* 64-bit PTEs on extended mode SH-X2 TLB */ | |
37 | #else | |
38 | # define PTE_MAGNITUDE 2 /* 32-bit PTEs */ | |
39 | #endif | |
40 | #define PTE_SHIFT PAGE_SHIFT | |
41 | #define PTE_BITS (PTE_SHIFT - PTE_MAGNITUDE) | |
42 | ||
43 | /* PGD bits */ | |
44 | #define PGDIR_SHIFT (PTE_SHIFT + PTE_BITS) | |
db2e1fa3 | 45 | #define PGDIR_SIZE (1UL << PGDIR_SHIFT) |
1da177e4 LT |
46 | #define PGDIR_MASK (~(PGDIR_SIZE-1)) |
47 | ||
21440cf0 | 48 | /* Entries per level */ |
7a847f81 | 49 | #define PTRS_PER_PTE (PAGE_SIZE / (1 << PTE_MAGNITUDE)) |
d04a0f79 | 50 | #define PTRS_PER_PGD (PAGE_SIZE / sizeof(pgd_t)) |
21440cf0 | 51 | |
1da177e4 | 52 | #define USER_PTRS_PER_PGD (TASK_SIZE/PGDIR_SIZE) |
d455a369 | 53 | #define FIRST_USER_ADDRESS 0 |
1da177e4 | 54 | |
7a847f81 | 55 | #define PTE_PHYS_MASK (0x20000000 - PAGE_SIZE) |
1da177e4 | 56 | |
f0b859e3 | 57 | #define VMALLOC_START (P3SEG) |
1da177e4 LT |
58 | #define VMALLOC_END (FIXADDR_START-2*PAGE_SIZE) |
59 | ||
ef48e8e3 PM |
60 | /* |
61 | * Linux PTEL encoding. | |
62 | * | |
21440cf0 PM |
63 | * Hardware and software bit definitions for the PTEL value (see below for |
64 | * notes on SH-X2 MMUs and 64-bit PTEs): | |
ef48e8e3 PM |
65 | * |
66 | * - Bits 0 and 7 are reserved on SH-3 (_PAGE_WT and _PAGE_SZ1 on SH-4). | |
67 | * | |
68 | * - Bit 1 is the SH-bit, but is unused on SH-3 due to an MMU bug (the | |
69 | * hardware PTEL value can't have the SH-bit set when MMUCR.IX is set, | |
70 | * which is the default in cpu-sh3/mmu_context.h:MMU_CONTROL_INIT). | |
71 | * | |
72 | * In order to keep this relatively clean, do not use these for defining | |
73 | * SH-3 specific flags until all of the other unused bits have been | |
74 | * exhausted. | |
75 | * | |
76 | * - Bit 9 is reserved by everyone and used by _PAGE_PROTNONE. | |
77 | * | |
78 | * - Bits 10 and 11 are low bits of the PPN that are reserved on >= 4K pages. | |
79 | * Bit 10 is used for _PAGE_ACCESSED, bit 11 remains unused. | |
80 | * | |
81 | * - Bits 31, 30, and 29 remain unused by everyone and can be used for future | |
82 | * software flags, although care must be taken to update _PAGE_CLEAR_FLAGS. | |
21440cf0 PM |
83 | * |
84 | * XXX: Leave the _PAGE_FILE and _PAGE_WT overhaul for a rainy day. | |
85 | * | |
86 | * SH-X2 MMUs and extended PTEs | |
87 | * | |
88 | * SH-X2 supports an extended mode TLB with split data arrays due to the | |
89 | * number of bits needed for PR and SZ (now EPR and ESZ) encodings. The PR and | |
90 | * SZ bit placeholders still exist in data array 1, but are implemented as | |
91 | * reserved bits, with the real logic existing in data array 2. | |
92 | * | |
93 | * The downside to this is that we can no longer fit everything in to a 32-bit | |
94 | * PTE encoding, so a 64-bit pte_t is necessary for these parts. On the plus | |
95 | * side, this gives us quite a few spare bits to play with for future usage. | |
ef48e8e3 | 96 | */ |
21440cf0 | 97 | /* Legacy and compat mode bits */ |
ef48e8e3 PM |
98 | #define _PAGE_WT 0x001 /* WT-bit on SH-4, 0 on SH-3 */ |
99 | #define _PAGE_HW_SHARED 0x002 /* SH-bit : shared among processes */ | |
100 | #define _PAGE_DIRTY 0x004 /* D-bit : page changed */ | |
101 | #define _PAGE_CACHABLE 0x008 /* C-bit : cachable */ | |
d04a0f79 PM |
102 | #define _PAGE_SZ0 0x010 /* SZ0-bit : Size of page */ |
103 | #define _PAGE_RW 0x020 /* PR0-bit : write access allowed */ | |
104 | #define _PAGE_USER 0x040 /* PR1-bit : user space access allowed*/ | |
105 | #define _PAGE_SZ1 0x080 /* SZ1-bit : Size of page (on SH-4) */ | |
ef48e8e3 PM |
106 | #define _PAGE_PRESENT 0x100 /* V-bit : page is valid */ |
107 | #define _PAGE_PROTNONE 0x200 /* software: if not present */ | |
108 | #define _PAGE_ACCESSED 0x400 /* software: page referenced */ | |
109 | #define _PAGE_FILE _PAGE_WT /* software: pagecache or swap? */ | |
1da177e4 | 110 | |
d04a0f79 PM |
111 | #define _PAGE_SZ_MASK (_PAGE_SZ0 | _PAGE_SZ1) |
112 | #define _PAGE_PR_MASK (_PAGE_RW | _PAGE_USER) | |
113 | ||
21440cf0 PM |
114 | /* Extended mode bits */ |
115 | #define _PAGE_EXT_ESZ0 0x0010 /* ESZ0-bit: Size of page */ | |
116 | #define _PAGE_EXT_ESZ1 0x0020 /* ESZ1-bit: Size of page */ | |
117 | #define _PAGE_EXT_ESZ2 0x0040 /* ESZ2-bit: Size of page */ | |
118 | #define _PAGE_EXT_ESZ3 0x0080 /* ESZ3-bit: Size of page */ | |
119 | ||
120 | #define _PAGE_EXT_USER_EXEC 0x0100 /* EPR0-bit: User space executable */ | |
121 | #define _PAGE_EXT_USER_WRITE 0x0200 /* EPR1-bit: User space writable */ | |
122 | #define _PAGE_EXT_USER_READ 0x0400 /* EPR2-bit: User space readable */ | |
123 | ||
124 | #define _PAGE_EXT_KERN_EXEC 0x0800 /* EPR3-bit: Kernel space executable */ | |
125 | #define _PAGE_EXT_KERN_WRITE 0x1000 /* EPR4-bit: Kernel space writable */ | |
126 | #define _PAGE_EXT_KERN_READ 0x2000 /* EPR5-bit: Kernel space readable */ | |
127 | ||
128 | /* Wrapper for extended mode pgprot twiddling */ | |
d04a0f79 | 129 | #define _PAGE_EXT(x) ((unsigned long long)(x) << 32) |
21440cf0 | 130 | |
1da177e4 LT |
131 | /* software: moves to PTEA.TC (Timing Control) */ |
132 | #define _PAGE_PCC_AREA5 0x00000000 /* use BSC registers for area5 */ | |
133 | #define _PAGE_PCC_AREA6 0x80000000 /* use BSC registers for area6 */ | |
134 | ||
135 | /* software: moves to PTEA.SA[2:0] (Space Attributes) */ | |
136 | #define _PAGE_PCC_IODYN 0x00000001 /* IO space, dynamically sized bus */ | |
137 | #define _PAGE_PCC_IO8 0x20000000 /* IO space, 8 bit bus */ | |
138 | #define _PAGE_PCC_IO16 0x20000001 /* IO space, 16 bit bus */ | |
139 | #define _PAGE_PCC_COM8 0x40000000 /* Common Memory space, 8 bit bus */ | |
140 | #define _PAGE_PCC_COM16 0x40000001 /* Common Memory space, 16 bit bus */ | |
141 | #define _PAGE_PCC_ATR8 0x60000000 /* Attribute Memory space, 8 bit bus */ | |
142 | #define _PAGE_PCC_ATR16 0x60000001 /* Attribute Memory space, 6 bit bus */ | |
143 | ||
ef48e8e3 | 144 | /* Mask which drops unused bits from the PTEL value */ |
d04a0f79 | 145 | #if defined(CONFIG_CPU_SH3) |
ef48e8e3 PM |
146 | #define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED| \ |
147 | _PAGE_FILE | _PAGE_SZ1 | \ | |
148 | _PAGE_HW_SHARED) | |
d04a0f79 PM |
149 | #elif defined(CONFIG_X2TLB) |
150 | /* Get rid of the legacy PR/SZ bits when using extended mode */ | |
151 | #define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED | \ | |
152 | _PAGE_FILE | _PAGE_PR_MASK | _PAGE_SZ_MASK) | |
1da177e4 | 153 | #else |
ef48e8e3 | 154 | #define _PAGE_CLEAR_FLAGS (_PAGE_PROTNONE | _PAGE_ACCESSED | _PAGE_FILE) |
1da177e4 LT |
155 | #endif |
156 | ||
ef48e8e3 PM |
157 | #define _PAGE_FLAGS_HARDWARE_MASK (0x1fffffff & ~(_PAGE_CLEAR_FLAGS)) |
158 | ||
21440cf0 PM |
159 | /* Hardware flags, page size encoding */ |
160 | #if defined(CONFIG_X2TLB) | |
161 | # if defined(CONFIG_PAGE_SIZE_4KB) | |
162 | # define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ0) | |
163 | # elif defined(CONFIG_PAGE_SIZE_8KB) | |
164 | # define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ1) | |
165 | # elif defined(CONFIG_PAGE_SIZE_64KB) | |
166 | # define _PAGE_FLAGS_HARD _PAGE_EXT(_PAGE_EXT_ESZ2) | |
167 | # endif | |
168 | #else | |
169 | # if defined(CONFIG_PAGE_SIZE_4KB) | |
170 | # define _PAGE_FLAGS_HARD _PAGE_SZ0 | |
171 | # elif defined(CONFIG_PAGE_SIZE_64KB) | |
172 | # define _PAGE_FLAGS_HARD _PAGE_SZ1 | |
173 | # endif | |
174 | #endif | |
1da177e4 | 175 | |
21440cf0 PM |
176 | #if defined(CONFIG_X2TLB) |
177 | # if defined(CONFIG_HUGETLB_PAGE_SIZE_64K) | |
178 | # define _PAGE_SZHUGE (_PAGE_EXT_ESZ2) | |
179 | # elif defined(CONFIG_HUGETLB_PAGE_SIZE_256K) | |
180 | # define _PAGE_SZHUGE (_PAGE_EXT_ESZ0 | _PAGE_EXT_ESZ2) | |
181 | # elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB) | |
182 | # define _PAGE_SZHUGE (_PAGE_EXT_ESZ0 | _PAGE_EXT_ESZ1 | _PAGE_EXT_ESZ2) | |
183 | # elif defined(CONFIG_HUGETLB_PAGE_SIZE_4MB) | |
184 | # define _PAGE_SZHUGE (_PAGE_EXT_ESZ3) | |
185 | # elif defined(CONFIG_HUGETLB_PAGE_SIZE_64MB) | |
186 | # define _PAGE_SZHUGE (_PAGE_EXT_ESZ2 | _PAGE_EXT_ESZ3) | |
187 | # endif | |
188 | #else | |
189 | # if defined(CONFIG_HUGETLB_PAGE_SIZE_64K) | |
190 | # define _PAGE_SZHUGE (_PAGE_SZ1) | |
191 | # elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB) | |
192 | # define _PAGE_SZHUGE (_PAGE_SZ0 | _PAGE_SZ1) | |
193 | # endif | |
1da177e4 LT |
194 | #endif |
195 | ||
5b67954e PM |
196 | /* |
197 | * Stub out _PAGE_SZHUGE if we don't have a good definition for it, | |
198 | * to make pte_mkhuge() happy. | |
199 | */ | |
200 | #ifndef _PAGE_SZHUGE | |
201 | # define _PAGE_SZHUGE (_PAGE_FLAGS_HARD) | |
202 | #endif | |
203 | ||
21440cf0 PM |
204 | #define _PAGE_CHG_MASK \ |
205 | (PTE_MASK | _PAGE_ACCESSED | _PAGE_CACHABLE | _PAGE_DIRTY) | |
1da177e4 | 206 | |
26ff6c11 PM |
207 | #ifndef __ASSEMBLY__ |
208 | ||
21440cf0 | 209 | #if defined(CONFIG_X2TLB) /* SH-X2 TLB */ |
21440cf0 PM |
210 | #define PAGE_NONE __pgprot(_PAGE_PROTNONE | _PAGE_CACHABLE | \ |
211 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD) | |
212 | ||
213 | #define PAGE_SHARED __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \ | |
214 | _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \ | |
d04a0f79 PM |
215 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ |
216 | _PAGE_EXT_KERN_WRITE | \ | |
217 | _PAGE_EXT_USER_READ | \ | |
99a596f9 | 218 | _PAGE_EXT_USER_WRITE)) |
21440cf0 PM |
219 | |
220 | #define PAGE_EXECREAD __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \ | |
221 | _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \ | |
d04a0f79 PM |
222 | _PAGE_EXT(_PAGE_EXT_KERN_EXEC | \ |
223 | _PAGE_EXT_KERN_READ | \ | |
224 | _PAGE_EXT_USER_EXEC | \ | |
99a596f9 | 225 | _PAGE_EXT_USER_READ)) |
21440cf0 PM |
226 | |
227 | #define PAGE_COPY PAGE_EXECREAD | |
228 | ||
229 | #define PAGE_READONLY __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \ | |
230 | _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \ | |
d04a0f79 PM |
231 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ |
232 | _PAGE_EXT_USER_READ)) | |
21440cf0 PM |
233 | |
234 | #define PAGE_WRITEONLY __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \ | |
235 | _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \ | |
d04a0f79 PM |
236 | _PAGE_EXT(_PAGE_EXT_KERN_WRITE | \ |
237 | _PAGE_EXT_USER_WRITE)) | |
21440cf0 PM |
238 | |
239 | #define PAGE_RWX __pgprot(_PAGE_PRESENT | _PAGE_ACCESSED | \ | |
240 | _PAGE_CACHABLE | _PAGE_FLAGS_HARD | \ | |
d04a0f79 PM |
241 | _PAGE_EXT(_PAGE_EXT_KERN_WRITE | \ |
242 | _PAGE_EXT_KERN_READ | \ | |
243 | _PAGE_EXT_KERN_EXEC | \ | |
244 | _PAGE_EXT_USER_WRITE | \ | |
99a596f9 | 245 | _PAGE_EXT_USER_READ | \ |
21440cf0 PM |
246 | _PAGE_EXT_USER_EXEC)) |
247 | ||
248 | #define PAGE_KERNEL __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \ | |
249 | _PAGE_DIRTY | _PAGE_ACCESSED | \ | |
250 | _PAGE_HW_SHARED | _PAGE_FLAGS_HARD | \ | |
251 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ | |
99a596f9 | 252 | _PAGE_EXT_KERN_WRITE | \ |
21440cf0 PM |
253 | _PAGE_EXT_KERN_EXEC)) |
254 | ||
255 | #define PAGE_KERNEL_NOCACHE \ | |
256 | __pgprot(_PAGE_PRESENT | _PAGE_DIRTY | \ | |
257 | _PAGE_ACCESSED | _PAGE_HW_SHARED | \ | |
258 | _PAGE_FLAGS_HARD | \ | |
259 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ | |
99a596f9 | 260 | _PAGE_EXT_KERN_WRITE | \ |
21440cf0 PM |
261 | _PAGE_EXT_KERN_EXEC)) |
262 | ||
263 | #define PAGE_KERNEL_RO __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \ | |
264 | _PAGE_DIRTY | _PAGE_ACCESSED | \ | |
265 | _PAGE_HW_SHARED | _PAGE_FLAGS_HARD | \ | |
266 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ | |
99a596f9 | 267 | _PAGE_EXT_KERN_EXEC)) |
21440cf0 PM |
268 | |
269 | #define PAGE_KERNEL_PCC(slot, type) \ | |
270 | __pgprot(_PAGE_PRESENT | _PAGE_DIRTY | \ | |
271 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD | \ | |
272 | _PAGE_EXT(_PAGE_EXT_KERN_READ | \ | |
99a596f9 | 273 | _PAGE_EXT_KERN_WRITE | \ |
21440cf0 PM |
274 | _PAGE_EXT_KERN_EXEC) \ |
275 | (slot ? _PAGE_PCC_AREA5 : _PAGE_PCC_AREA6) | \ | |
276 | (type)) | |
277 | ||
278 | #elif defined(CONFIG_MMU) /* SH-X TLB */ | |
21440cf0 PM |
279 | #define PAGE_NONE __pgprot(_PAGE_PROTNONE | _PAGE_CACHABLE | \ |
280 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD) | |
281 | ||
282 | #define PAGE_SHARED __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_USER | \ | |
283 | _PAGE_CACHABLE | _PAGE_ACCESSED | \ | |
284 | _PAGE_FLAGS_HARD) | |
285 | ||
286 | #define PAGE_COPY __pgprot(_PAGE_PRESENT | _PAGE_USER | _PAGE_CACHABLE | \ | |
287 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD) | |
288 | ||
289 | #define PAGE_READONLY __pgprot(_PAGE_PRESENT | _PAGE_USER | _PAGE_CACHABLE | \ | |
290 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD) | |
291 | ||
292 | #define PAGE_EXECREAD PAGE_READONLY | |
293 | #define PAGE_RWX PAGE_SHARED | |
294 | #define PAGE_WRITEONLY PAGE_SHARED | |
295 | ||
296 | #define PAGE_KERNEL __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_CACHABLE | \ | |
297 | _PAGE_DIRTY | _PAGE_ACCESSED | \ | |
298 | _PAGE_HW_SHARED | _PAGE_FLAGS_HARD) | |
299 | ||
1da177e4 | 300 | #define PAGE_KERNEL_NOCACHE \ |
21440cf0 PM |
301 | __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_DIRTY | \ |
302 | _PAGE_ACCESSED | _PAGE_HW_SHARED | \ | |
303 | _PAGE_FLAGS_HARD) | |
304 | ||
305 | #define PAGE_KERNEL_RO __pgprot(_PAGE_PRESENT | _PAGE_CACHABLE | \ | |
306 | _PAGE_DIRTY | _PAGE_ACCESSED | \ | |
307 | _PAGE_HW_SHARED | _PAGE_FLAGS_HARD) | |
308 | ||
1da177e4 | 309 | #define PAGE_KERNEL_PCC(slot, type) \ |
21440cf0 PM |
310 | __pgprot(_PAGE_PRESENT | _PAGE_RW | _PAGE_DIRTY | \ |
311 | _PAGE_ACCESSED | _PAGE_FLAGS_HARD | \ | |
312 | (slot ? _PAGE_PCC_AREA5 : _PAGE_PCC_AREA6) | \ | |
313 | (type)) | |
1da177e4 LT |
314 | #else /* no mmu */ |
315 | #define PAGE_NONE __pgprot(0) | |
316 | #define PAGE_SHARED __pgprot(0) | |
317 | #define PAGE_COPY __pgprot(0) | |
21440cf0 PM |
318 | #define PAGE_EXECREAD __pgprot(0) |
319 | #define PAGE_RWX __pgprot(0) | |
1da177e4 | 320 | #define PAGE_READONLY __pgprot(0) |
21440cf0 | 321 | #define PAGE_WRITEONLY __pgprot(0) |
1da177e4 LT |
322 | #define PAGE_KERNEL __pgprot(0) |
323 | #define PAGE_KERNEL_NOCACHE __pgprot(0) | |
324 | #define PAGE_KERNEL_RO __pgprot(0) | |
ac11584c PM |
325 | |
326 | #define PAGE_KERNEL_PCC(slot, type) \ | |
327 | __pgprot(0) | |
1da177e4 LT |
328 | #endif |
329 | ||
26ff6c11 PM |
330 | #endif /* __ASSEMBLY__ */ |
331 | ||
1da177e4 | 332 | /* |
21440cf0 PM |
333 | * SH-X and lower (legacy) SuperH parts (SH-3, SH-4, some SH-4A) can't do page |
334 | * protection for execute, and considers it the same as a read. Also, write | |
335 | * permission implies read permission. This is the closest we can get.. | |
336 | * | |
337 | * SH-X2 (SH7785) and later parts take this to the opposite end of the extreme, | |
338 | * not only supporting separate execute, read, and write bits, but having | |
339 | * completely separate permission bits for user and kernel space. | |
1da177e4 | 340 | */ |
21440cf0 | 341 | /*xwr*/ |
1da177e4 LT |
342 | #define __P000 PAGE_NONE |
343 | #define __P001 PAGE_READONLY | |
344 | #define __P010 PAGE_COPY | |
345 | #define __P011 PAGE_COPY | |
21440cf0 PM |
346 | #define __P100 PAGE_EXECREAD |
347 | #define __P101 PAGE_EXECREAD | |
1da177e4 LT |
348 | #define __P110 PAGE_COPY |
349 | #define __P111 PAGE_COPY | |
350 | ||
351 | #define __S000 PAGE_NONE | |
352 | #define __S001 PAGE_READONLY | |
21440cf0 | 353 | #define __S010 PAGE_WRITEONLY |
1da177e4 | 354 | #define __S011 PAGE_SHARED |
21440cf0 PM |
355 | #define __S100 PAGE_EXECREAD |
356 | #define __S101 PAGE_EXECREAD | |
357 | #define __S110 PAGE_RWX | |
358 | #define __S111 PAGE_RWX | |
1da177e4 | 359 | |
26ff6c11 PM |
360 | #ifndef __ASSEMBLY__ |
361 | ||
362 | /* | |
363 | * Certain architectures need to do special things when PTEs | |
364 | * within a page table are directly modified. Thus, the following | |
365 | * hook is made available. | |
366 | */ | |
21440cf0 PM |
367 | #ifdef CONFIG_X2TLB |
368 | static inline void set_pte(pte_t *ptep, pte_t pte) | |
369 | { | |
370 | ptep->pte_high = pte.pte_high; | |
371 | smp_wmb(); | |
372 | ptep->pte_low = pte.pte_low; | |
373 | } | |
374 | #else | |
26ff6c11 | 375 | #define set_pte(pteptr, pteval) (*(pteptr) = pteval) |
21440cf0 PM |
376 | #endif |
377 | ||
26ff6c11 PM |
378 | #define set_pte_at(mm,addr,ptep,pteval) set_pte(ptep,pteval) |
379 | ||
380 | /* | |
381 | * (pmds are folded into pgds so this doesn't get actually called, | |
382 | * but the define is needed for a generic inline function.) | |
383 | */ | |
384 | #define set_pmd(pmdptr, pmdval) (*(pmdptr) = pmdval) | |
385 | ||
21440cf0 | 386 | #define pte_pfn(x) ((unsigned long)(((x).pte_low >> PAGE_SHIFT))) |
26ff6c11 | 387 | |
d04a0f79 PM |
388 | #define pfn_pte(pfn, prot) \ |
389 | __pte(((unsigned long long)(pfn) << PAGE_SHIFT) | pgprot_val(prot)) | |
390 | #define pfn_pmd(pfn, prot) \ | |
391 | __pmd(((unsigned long long)(pfn) << PAGE_SHIFT) | pgprot_val(prot)) | |
392 | ||
393 | #define pte_none(x) (!pte_val(x)) | |
394 | #define pte_present(x) ((x).pte_low & (_PAGE_PRESENT | _PAGE_PROTNONE)) | |
395 | ||
21440cf0 | 396 | #define pte_clear(mm,addr,xp) do { set_pte_at(mm, addr, xp, __pte(0)); } while (0) |
1da177e4 LT |
397 | |
398 | #define pmd_none(x) (!pmd_val(x)) | |
99a596f9 | 399 | #define pmd_present(x) (pmd_val(x)) |
1da177e4 | 400 | #define pmd_clear(xp) do { set_pmd(xp, __pmd(0)); } while (0) |
99a596f9 | 401 | #define pmd_bad(x) (pmd_val(x) & ~PAGE_MASK) |
1da177e4 LT |
402 | |
403 | #define pages_to_mb(x) ((x) >> (20-PAGE_SHIFT)) | |
afca0357 | 404 | #define pte_page(x) pfn_to_page(pte_pfn(x)) |
1da177e4 LT |
405 | |
406 | /* | |
407 | * The following only work if pte_present() is true. | |
408 | * Undefined behaviour if not.. | |
409 | */ | |
d04a0f79 PM |
410 | #define pte_not_present(pte) (!((pte).pte_low & _PAGE_PRESENT)) |
411 | #define pte_dirty(pte) ((pte).pte_low & _PAGE_DIRTY) | |
412 | #define pte_young(pte) ((pte).pte_low & _PAGE_ACCESSED) | |
413 | #define pte_file(pte) ((pte).pte_low & _PAGE_FILE) | |
21440cf0 PM |
414 | |
415 | #ifdef CONFIG_X2TLB | |
21440cf0 PM |
416 | #define pte_write(pte) ((pte).pte_high & _PAGE_EXT_USER_WRITE) |
417 | #else | |
d04a0f79 | 418 | #define pte_write(pte) ((pte).pte_low & _PAGE_RW) |
d229401f | 419 | #endif |
1da177e4 | 420 | |
21440cf0 PM |
421 | #define PTE_BIT_FUNC(h,fn,op) \ |
422 | static inline pte_t pte_##fn(pte_t pte) { pte.pte_##h op; return pte; } | |
423 | ||
424 | #ifdef CONFIG_X2TLB | |
425 | /* | |
426 | * We cheat a bit in the SH-X2 TLB case. As the permission bits are | |
427 | * individually toggled (and user permissions are entirely decoupled from | |
428 | * kernel permissions), we attempt to couple them a bit more sanely here. | |
429 | */ | |
21440cf0 PM |
430 | PTE_BIT_FUNC(high, wrprotect, &= ~_PAGE_EXT_USER_WRITE); |
431 | PTE_BIT_FUNC(high, mkwrite, |= _PAGE_EXT_USER_WRITE | _PAGE_EXT_KERN_WRITE); | |
21440cf0 PM |
432 | PTE_BIT_FUNC(high, mkhuge, |= _PAGE_SZHUGE); |
433 | #else | |
21440cf0 PM |
434 | PTE_BIT_FUNC(low, wrprotect, &= ~_PAGE_RW); |
435 | PTE_BIT_FUNC(low, mkwrite, |= _PAGE_RW); | |
21440cf0 PM |
436 | PTE_BIT_FUNC(low, mkhuge, |= _PAGE_SZHUGE); |
437 | #endif | |
438 | ||
439 | PTE_BIT_FUNC(low, mkclean, &= ~_PAGE_DIRTY); | |
440 | PTE_BIT_FUNC(low, mkdirty, |= _PAGE_DIRTY); | |
441 | PTE_BIT_FUNC(low, mkold, &= ~_PAGE_ACCESSED); | |
442 | PTE_BIT_FUNC(low, mkyoung, |= _PAGE_ACCESSED); | |
443 | ||
1da177e4 LT |
444 | /* |
445 | * Macro and implementation to make a page protection as uncachable. | |
446 | */ | |
d04a0f79 PM |
447 | #define pgprot_writecombine(prot) \ |
448 | __pgprot(pgprot_val(prot) & ~_PAGE_CACHABLE) | |
1da177e4 | 449 | |
d04a0f79 | 450 | #define pgprot_noncached pgprot_writecombine |
1da177e4 LT |
451 | |
452 | /* | |
453 | * Conversion functions: convert a page and protection to a page entry, | |
454 | * and a page entry and page directory to the page they refer to. | |
455 | * | |
456 | * extern pte_t mk_pte(struct page *page, pgprot_t pgprot) | |
457 | */ | |
458 | #define mk_pte(page, pgprot) pfn_pte(page_to_pfn(page), (pgprot)) | |
459 | ||
460 | static inline pte_t pte_modify(pte_t pte, pgprot_t newprot) | |
21440cf0 | 461 | { |
d04a0f79 PM |
462 | pte.pte_low &= _PAGE_CHG_MASK; |
463 | pte.pte_low |= pgprot_val(newprot); | |
464 | ||
465 | #ifdef CONFIG_X2TLB | |
466 | pte.pte_high |= pgprot_val(newprot) >> 32; | |
467 | #endif | |
468 | ||
21440cf0 PM |
469 | return pte; |
470 | } | |
1da177e4 | 471 | |
d04a0f79 | 472 | #define pmd_page_vaddr(pmd) ((unsigned long)pmd_val(pmd)) |
99a596f9 | 473 | #define pmd_page(pmd) (virt_to_page(pmd_val(pmd))) |
1da177e4 LT |
474 | |
475 | /* to find an entry in a page-table-directory. */ | |
d04a0f79 PM |
476 | #define pgd_index(address) (((address) >> PGDIR_SHIFT) & (PTRS_PER_PGD-1)) |
477 | #define pgd_offset(mm, address) ((mm)->pgd+pgd_index(address)) | |
1da177e4 LT |
478 | |
479 | /* to find an entry in a kernel page-table-directory */ | |
d04a0f79 | 480 | #define pgd_offset_k(address) pgd_offset(&init_mm, address) |
1da177e4 LT |
481 | |
482 | /* Find an entry in the third-level page table.. */ | |
d04a0f79 | 483 | #define pte_index(address) ((address >> PAGE_SHIFT) & (PTRS_PER_PTE - 1)) |
1da177e4 | 484 | #define pte_offset_kernel(dir, address) \ |
46a82b2d | 485 | ((pte_t *) pmd_page_vaddr(*(dir)) + pte_index(address)) |
d04a0f79 PM |
486 | #define pte_offset_map(dir, address) pte_offset_kernel(dir, address) |
487 | #define pte_offset_map_nested(dir, address) pte_offset_kernel(dir, address) | |
488 | ||
1da177e4 LT |
489 | #define pte_unmap(pte) do { } while (0) |
490 | #define pte_unmap_nested(pte) do { } while (0) | |
491 | ||
21440cf0 PM |
492 | #ifdef CONFIG_X2TLB |
493 | #define pte_ERROR(e) \ | |
494 | printk("%s:%d: bad pte %p(%08lx%08lx).\n", __FILE__, __LINE__, \ | |
495 | &(e), (e).pte_high, (e).pte_low) | |
d04a0f79 PM |
496 | #define pgd_ERROR(e) \ |
497 | printk("%s:%d: bad pgd %016llx.\n", __FILE__, __LINE__, pgd_val(e)) | |
21440cf0 | 498 | #else |
26ff6c11 PM |
499 | #define pte_ERROR(e) \ |
500 | printk("%s:%d: bad pte %08lx.\n", __FILE__, __LINE__, pte_val(e)) | |
501 | #define pgd_ERROR(e) \ | |
502 | printk("%s:%d: bad pgd %08lx.\n", __FILE__, __LINE__, pgd_val(e)) | |
d04a0f79 | 503 | #endif |
26ff6c11 | 504 | |
1da177e4 LT |
505 | struct vm_area_struct; |
506 | extern void update_mmu_cache(struct vm_area_struct * vma, | |
507 | unsigned long address, pte_t pte); | |
508 | ||
1da177e4 | 509 | /* |
b9b382da PM |
510 | * Encode and de-code a swap entry |
511 | * | |
512 | * Constraints: | |
513 | * _PAGE_FILE at bit 0 | |
514 | * _PAGE_PRESENT at bit 8 | |
515 | * _PAGE_PROTNONE at bit 9 | |
516 | * | |
517 | * For the normal case, we encode the swap type into bits 0:7 and the | |
518 | * swap offset into bits 10:30. For the 64-bit PTE case, we keep the | |
519 | * preserved bits in the low 32-bits and use the upper 32 as the swap | |
520 | * offset (along with a 5-bit type), following the same approach as x86 | |
521 | * PAE. This keeps the logic quite simple, and allows for a full 32 | |
522 | * PTE_FILE_MAX_BITS, as opposed to the 29-bits we're constrained with | |
523 | * in the pte_low case. | |
524 | * | |
525 | * As is evident by the Alpha code, if we ever get a 64-bit unsigned | |
526 | * long (swp_entry_t) to match up with the 64-bit PTEs, this all becomes | |
527 | * much cleaner.. | |
528 | * | |
1da177e4 LT |
529 | * NOTE: We should set ZEROs at the position of _PAGE_PRESENT |
530 | * and _PAGE_PROTNONE bits | |
531 | */ | |
b9b382da PM |
532 | #ifdef CONFIG_X2TLB |
533 | #define __swp_type(x) ((x).val & 0x1f) | |
534 | #define __swp_offset(x) ((x).val >> 5) | |
535 | #define __swp_entry(type, offset) ((swp_entry_t){ (type) | (offset) << 5}) | |
536 | #define __pte_to_swp_entry(pte) ((swp_entry_t){ (pte).pte_high }) | |
537 | #define __swp_entry_to_pte(x) ((pte_t){ 0, (x).val }) | |
538 | ||
539 | /* | |
540 | * Encode and decode a nonlinear file mapping entry | |
541 | */ | |
542 | #define pte_to_pgoff(pte) ((pte).pte_high) | |
543 | #define pgoff_to_pte(off) ((pte_t) { _PAGE_FILE, (off) }) | |
544 | ||
545 | #define PTE_FILE_MAX_BITS 32 | |
546 | #else | |
547 | #define __swp_type(x) ((x).val & 0xff) | |
548 | #define __swp_offset(x) ((x).val >> 10) | |
b6250e37 | 549 | #define __swp_entry(type, offset) ((swp_entry_t){(type) | (offset) <<10}) |
b9b382da PM |
550 | |
551 | #define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) >> 1 }) | |
552 | #define __swp_entry_to_pte(x) ((pte_t) { (x).val << 1 }) | |
1da177e4 LT |
553 | |
554 | /* | |
555 | * Encode and decode a nonlinear file mapping entry | |
556 | */ | |
557 | #define PTE_FILE_MAX_BITS 29 | |
558 | #define pte_to_pgoff(pte) (pte_val(pte) >> 1) | |
559 | #define pgoff_to_pte(off) ((pte_t) { ((off) << 1) | _PAGE_FILE }) | |
b9b382da | 560 | #endif |
1da177e4 LT |
561 | |
562 | typedef pte_t *pte_addr_t; | |
563 | ||
1da177e4 LT |
564 | #define kern_addr_valid(addr) (1) |
565 | ||
1da177e4 LT |
566 | #define io_remap_pfn_range(vma, vaddr, pfn, size, prot) \ |
567 | remap_pfn_range(vma, vaddr, pfn, size, prot) | |
568 | ||
8c65b4a6 TS |
569 | struct mm_struct; |
570 | ||
1da177e4 LT |
571 | /* |
572 | * No page table caches to initialise | |
573 | */ | |
574 | #define pgtable_cache_init() do { } while (0) | |
575 | ||
576 | #ifndef CONFIG_MMU | |
577 | extern unsigned int kobjsize(const void *objp); | |
578 | #endif /* !CONFIG_MMU */ | |
579 | ||
e7bd34a1 PM |
580 | #if !defined(CONFIG_CACHE_OFF) && (defined(CONFIG_CPU_SH4) || \ |
581 | defined(CONFIG_SH7705_CACHE_32KB)) | |
39e688a9 PM |
582 | #define __HAVE_ARCH_PTEP_GET_AND_CLEAR |
583 | extern pte_t ptep_get_and_clear(struct mm_struct *mm, unsigned long addr, pte_t *ptep); | |
584 | #endif | |
585 | ||
21440cf0 PM |
586 | extern pgd_t swapper_pg_dir[PTRS_PER_PGD]; |
587 | extern void paging_init(void); | |
588 | ||
1da177e4 LT |
589 | #include <asm-generic/pgtable.h> |
590 | ||
26ff6c11 | 591 | #endif /* !__ASSEMBLY__ */ |
1da177e4 | 592 | #endif /* __ASM_SH_PAGE_H */ |