Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * Common routines for the Motorola SPS MPC106/8240/107 Host bridge/Mem |
3 | * ctlr/EPIC/etc. | |
4 | * | |
5 | * Author: Mark A. Greer | |
6 | * mgreer@mvista.com | |
7 | * | |
8 | * 2001 (c) MontaVista, Software, Inc. This file is licensed under | |
9 | * the terms of the GNU General Public License version 2. This program | |
10 | * is licensed "as is" without any warranty of any kind, whether express | |
11 | * or implied. | |
12 | */ | |
13 | #ifndef __PPC_KERNEL_MPC10X_H | |
14 | #define __PPC_KERNEL_MPC10X_H | |
15 | ||
16 | #include <linux/pci_ids.h> | |
17 | #include <asm/pci-bridge.h> | |
18 | ||
19 | /* | |
20 | * The values here don't completely map everything but should work in most | |
21 | * cases. | |
22 | * | |
23 | * MAP A (PReP Map) | |
24 | * Processor: 0x80000000 - 0x807fffff -> PCI I/O: 0x00000000 - 0x007fffff | |
25 | * Processor: 0xc0000000 - 0xdfffffff -> PCI MEM: 0x00000000 - 0x1fffffff | |
26 | * PCI MEM: 0x80000000 -> Processor System Memory: 0x00000000 | |
27 | * EUMB mapped to: ioremap_base - 0x00100000 (ioremap_base - 1 MB) | |
28 | * | |
29 | * MAP B (CHRP Map) | |
30 | * Processor: 0xfe000000 - 0xfebfffff -> PCI I/O: 0x00000000 - 0x00bfffff | |
31 | * Processor: 0x80000000 - 0xbfffffff -> PCI MEM: 0x80000000 - 0xbfffffff | |
32 | * PCI MEM: 0x00000000 -> Processor System Memory: 0x00000000 | |
33 | * EUMB mapped to: ioremap_base - 0x00100000 (ioremap_base - 1 MB) | |
34 | */ | |
35 | ||
36 | /* | |
37 | * Define the vendor/device IDs for the various bridges--should be added to | |
38 | * <linux/pci_ids.h> | |
39 | */ | |
40 | #define MPC10X_BRIDGE_106 ((PCI_DEVICE_ID_MOTOROLA_MPC106 << 16) | \ | |
41 | PCI_VENDOR_ID_MOTOROLA) | |
42 | #define MPC10X_BRIDGE_8240 ((0x0003 << 16) | PCI_VENDOR_ID_MOTOROLA) | |
43 | #define MPC10X_BRIDGE_107 ((0x0004 << 16) | PCI_VENDOR_ID_MOTOROLA) | |
44 | #define MPC10X_BRIDGE_8245 ((0x0006 << 16) | PCI_VENDOR_ID_MOTOROLA) | |
45 | ||
46 | /* Define the type of map to use */ | |
47 | #define MPC10X_MEM_MAP_A 1 | |
48 | #define MPC10X_MEM_MAP_B 2 | |
49 | ||
50 | /* Map A (PReP Map) Defines */ | |
51 | #define MPC10X_MAPA_CNFG_ADDR 0x80000cf8 | |
52 | #define MPC10X_MAPA_CNFG_DATA 0x80000cfc | |
53 | ||
54 | #define MPC10X_MAPA_ISA_IO_BASE 0x80000000 | |
55 | #define MPC10X_MAPA_ISA_MEM_BASE 0xc0000000 | |
56 | #define MPC10X_MAPA_DRAM_OFFSET 0x80000000 | |
57 | ||
58 | #define MPC10X_MAPA_PCI_INTACK_ADDR 0xbffffff0 | |
59 | #define MPC10X_MAPA_PCI_IO_START 0x00000000 | |
60 | #define MPC10X_MAPA_PCI_IO_END (0x00800000 - 1) | |
61 | #define MPC10X_MAPA_PCI_MEM_START 0x00000000 | |
62 | #define MPC10X_MAPA_PCI_MEM_END (0x20000000 - 1) | |
63 | ||
64 | #define MPC10X_MAPA_PCI_MEM_OFFSET (MPC10X_MAPA_ISA_MEM_BASE - \ | |
65 | MPC10X_MAPA_PCI_MEM_START) | |
66 | ||
67 | /* Map B (CHRP Map) Defines */ | |
68 | #define MPC10X_MAPB_CNFG_ADDR 0xfec00000 | |
69 | #define MPC10X_MAPB_CNFG_DATA 0xfee00000 | |
70 | ||
71 | #define MPC10X_MAPB_ISA_IO_BASE 0xfe000000 | |
72 | #define MPC10X_MAPB_ISA_MEM_BASE 0x80000000 | |
73 | #define MPC10X_MAPB_DRAM_OFFSET 0x00000000 | |
74 | ||
75 | #define MPC10X_MAPB_PCI_INTACK_ADDR 0xfef00000 | |
76 | #define MPC10X_MAPB_PCI_IO_START 0x00000000 | |
77 | #define MPC10X_MAPB_PCI_IO_END (0x00c00000 - 1) | |
78 | #define MPC10X_MAPB_PCI_MEM_START 0x80000000 | |
79 | #define MPC10X_MAPB_PCI_MEM_END (0xc0000000 - 1) | |
80 | ||
81 | #define MPC10X_MAPB_PCI_MEM_OFFSET (MPC10X_MAPB_ISA_MEM_BASE - \ | |
82 | MPC10X_MAPB_PCI_MEM_START) | |
83 | ||
84 | /* Set hose members to values appropriate for the mem map used */ | |
85 | #define MPC10X_SETUP_HOSE(hose, map) { \ | |
86 | (hose)->pci_mem_offset = MPC10X_MAP##map##_PCI_MEM_OFFSET; \ | |
87 | (hose)->io_space.start = MPC10X_MAP##map##_PCI_IO_START; \ | |
88 | (hose)->io_space.end = MPC10X_MAP##map##_PCI_IO_END; \ | |
89 | (hose)->mem_space.start = MPC10X_MAP##map##_PCI_MEM_START; \ | |
90 | (hose)->mem_space.end = MPC10X_MAP##map##_PCI_MEM_END; \ | |
91 | (hose)->io_base_virt = (void *)MPC10X_MAP##map##_ISA_IO_BASE; \ | |
92 | } | |
93 | ||
94 | ||
95 | /* Miscellaneous Configuration register offsets */ | |
96 | #define MPC10X_CFG_PIR_REG 0x09 | |
97 | #define MPC10X_CFG_PIR_HOST_BRIDGE 0x00 | |
98 | #define MPC10X_CFG_PIR_AGENT 0x01 | |
99 | ||
100 | #define MPC10X_CFG_EUMBBAR 0x78 | |
101 | ||
102 | #define MPC10X_CFG_PICR1_REG 0xa8 | |
103 | #define MPC10X_CFG_PICR1_ADDR_MAP_MASK 0x00010000 | |
104 | #define MPC10X_CFG_PICR1_ADDR_MAP_A 0x00010000 | |
105 | #define MPC10X_CFG_PICR1_ADDR_MAP_B 0x00000000 | |
106 | #define MPC10X_CFG_PICR1_SPEC_PCI_RD 0x00000004 | |
107 | #define MPC10X_CFG_PICR1_ST_GATH_EN 0x00000040 | |
108 | ||
109 | #define MPC10X_CFG_PICR2_REG 0xac | |
110 | #define MPC10X_CFG_PICR2_COPYBACK_OPT 0x00000001 | |
111 | ||
112 | #define MPC10X_CFG_MAPB_OPTIONS_REG 0xe0 | |
113 | #define MPC10X_CFG_MAPB_OPTIONS_CFAE 0x80 /* CPU_FD_ALIAS_EN */ | |
114 | #define MPC10X_CFG_MAPB_OPTIONS_PFAE 0x40 /* PCI_FD_ALIAS_EN */ | |
115 | #define MPC10X_CFG_MAPB_OPTIONS_DR 0x20 /* DLL_RESET */ | |
116 | #define MPC10X_CFG_MAPB_OPTIONS_PCICH 0x08 /* PCI_COMPATIBILITY_HOLE */ | |
117 | #define MPC10X_CFG_MAPB_OPTIONS_PROCCH 0x04 /* PROC_COMPATIBILITY_HOLE */ | |
118 | ||
119 | /* Define offsets for the memory controller registers in the config space */ | |
120 | #define MPC10X_MCTLR_MEM_START_1 0x80 /* Banks 0-3 */ | |
121 | #define MPC10X_MCTLR_MEM_START_2 0x84 /* Banks 4-7 */ | |
122 | #define MPC10X_MCTLR_EXT_MEM_START_1 0x88 /* Banks 0-3 */ | |
123 | #define MPC10X_MCTLR_EXT_MEM_START_2 0x8c /* Banks 4-7 */ | |
124 | ||
125 | #define MPC10X_MCTLR_MEM_END_1 0x90 /* Banks 0-3 */ | |
126 | #define MPC10X_MCTLR_MEM_END_2 0x94 /* Banks 4-7 */ | |
127 | #define MPC10X_MCTLR_EXT_MEM_END_1 0x98 /* Banks 0-3 */ | |
128 | #define MPC10X_MCTLR_EXT_MEM_END_2 0x9c /* Banks 4-7 */ | |
129 | ||
130 | #define MPC10X_MCTLR_MEM_BANK_ENABLES 0xa0 | |
131 | ||
132 | /* Define some offset in the EUMB */ | |
133 | #define MPC10X_EUMB_SIZE 0x00100000 /* Total EUMB size (1MB) */ | |
134 | ||
135 | #define MPC10X_EUMB_MU_OFFSET 0x00000000 /* Msg Unit reg offset */ | |
136 | #define MPC10X_EUMB_MU_SIZE 0x00001000 /* Msg Unit reg size */ | |
137 | #define MPC10X_EUMB_DMA_OFFSET 0x00001000 /* DMA Unit reg offset */ | |
138 | #define MPC10X_EUMB_DMA_SIZE 0x00001000 /* DMA Unit reg size */ | |
139 | #define MPC10X_EUMB_ATU_OFFSET 0x00002000 /* Addr xlate reg offset */ | |
140 | #define MPC10X_EUMB_ATU_SIZE 0x00001000 /* Addr xlate reg size */ | |
141 | #define MPC10X_EUMB_I2C_OFFSET 0x00003000 /* I2C Unit reg offset */ | |
142 | #define MPC10X_EUMB_I2C_SIZE 0x00001000 /* I2C Unit reg size */ | |
143 | #define MPC10X_EUMB_DUART_OFFSET 0x00004000 /* DUART Unit reg offset (8245) */ | |
144 | #define MPC10X_EUMB_DUART_SIZE 0x00001000 /* DUART Unit reg size (8245) */ | |
145 | #define MPC10X_EUMB_EPIC_OFFSET 0x00040000 /* EPIC offset in EUMB */ | |
146 | #define MPC10X_EUMB_EPIC_SIZE 0x00030000 /* EPIC size */ | |
147 | #define MPC10X_EUMB_PM_OFFSET 0x000fe000 /* Performance Monitor reg offset (8245) */ | |
148 | #define MPC10X_EUMB_PM_SIZE 0x00001000 /* Performance Monitor reg size (8245) */ | |
149 | #define MPC10X_EUMB_WP_OFFSET 0x000ff000 /* Data path diagnostic, watchpoint reg offset */ | |
150 | #define MPC10X_EUMB_WP_SIZE 0x00001000 /* Data path diagnostic, watchpoint reg size */ | |
151 | ||
152 | /* | |
153 | * Define some recommended places to put the EUMB regs. | |
154 | * For both maps, recommend putting the EUMB from 0xeff00000 to 0xefffffff. | |
155 | */ | |
156 | extern unsigned long ioremap_base; | |
157 | #define MPC10X_MAPA_EUMB_BASE (ioremap_base - MPC10X_EUMB_SIZE) | |
158 | #define MPC10X_MAPB_EUMB_BASE MPC10X_MAPA_EUMB_BASE | |
159 | ||
b264c352 KG |
160 | enum ppc_sys_devices { |
161 | MPC10X_IIC1, | |
162 | MPC10X_DMA0, | |
163 | MPC10X_DMA1, | |
13e886c3 KG |
164 | MPC10X_UART0, |
165 | MPC10X_UART1, | |
75288c78 | 166 | NUM_PPC_SYS_DEVS, |
b264c352 | 167 | }; |
1da177e4 LT |
168 | |
169 | int mpc10x_bridge_init(struct pci_controller *hose, | |
170 | uint current_map, | |
171 | uint new_map, | |
172 | uint phys_eumb_base); | |
173 | unsigned long mpc10x_get_mem_size(uint mem_map); | |
174 | int mpc10x_enable_store_gathering(struct pci_controller *hose); | |
175 | int mpc10x_disable_store_gathering(struct pci_controller *hose); | |
176 | ||
177 | /* For MPC107 boards that use the built-in openpic */ | |
178 | void mpc10x_set_openpic(void); | |
179 | ||
180 | #endif /* __PPC_KERNEL_MPC10X_H */ |