watchdog: intel-mid_wdt: Use 'dev' instead of dereferencing it repeatedly
[linux-2.6-block.git] / drivers / watchdog / tangox_wdt.c
CommitLineData
2e62c498 1// SPDX-License-Identifier: GPL-2.0+
dca536c4
MR
2/*
3 * Copyright (C) 2015 Mans Rullgard <mans@mansr.com>
4 * SMP86xx/SMP87xx Watchdog driver
dca536c4
MR
5 */
6
7#include <linux/bitops.h>
8#include <linux/clk.h>
9#include <linux/delay.h>
10#include <linux/io.h>
11#include <linux/kernel.h>
12#include <linux/module.h>
13#include <linux/moduleparam.h>
ac316725 14#include <linux/mod_devicetable.h>
dca536c4 15#include <linux/platform_device.h>
dca536c4
MR
16#include <linux/watchdog.h>
17
18#define DEFAULT_TIMEOUT 30
19
20static bool nowayout = WATCHDOG_NOWAYOUT;
21module_param(nowayout, bool, 0);
22MODULE_PARM_DESC(nowayout,
23 "Watchdog cannot be stopped once started (default="
24 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
25
26static unsigned int timeout;
27module_param(timeout, int, 0);
28MODULE_PARM_DESC(timeout, "Watchdog timeout");
29
30/*
31 * Counter counts down from programmed value. Reset asserts when
32 * the counter reaches 1.
33 */
34#define WD_COUNTER 0
35
36#define WD_CONFIG 4
37#define WD_CONFIG_XTAL_IN BIT(0)
38#define WD_CONFIG_DISABLE BIT(31)
39
40struct tangox_wdt_device {
41 struct watchdog_device wdt;
42 void __iomem *base;
43 unsigned long clk_rate;
44 struct clk *clk;
dca536c4
MR
45};
46
47static int tangox_wdt_set_timeout(struct watchdog_device *wdt,
48 unsigned int new_timeout)
49{
50 wdt->timeout = new_timeout;
51
52 return 0;
53}
54
55static int tangox_wdt_start(struct watchdog_device *wdt)
56{
57 struct tangox_wdt_device *dev = watchdog_get_drvdata(wdt);
58 u32 ticks;
59
60 ticks = 1 + wdt->timeout * dev->clk_rate;
61 writel(ticks, dev->base + WD_COUNTER);
62
63 return 0;
64}
65
66static int tangox_wdt_stop(struct watchdog_device *wdt)
67{
68 struct tangox_wdt_device *dev = watchdog_get_drvdata(wdt);
69
70 writel(0, dev->base + WD_COUNTER);
71
72 return 0;
73}
74
75static unsigned int tangox_wdt_get_timeleft(struct watchdog_device *wdt)
76{
77 struct tangox_wdt_device *dev = watchdog_get_drvdata(wdt);
78 u32 count;
79
80 count = readl(dev->base + WD_COUNTER);
81
82 if (!count)
83 return 0;
84
85 return (count - 1) / dev->clk_rate;
86}
87
88static const struct watchdog_info tangox_wdt_info = {
89 .options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING | WDIOF_MAGICCLOSE,
90 .identity = "tangox watchdog",
91};
92
0397c5db
GR
93static int tangox_wdt_restart(struct watchdog_device *wdt,
94 unsigned long action, void *data)
95{
96 struct tangox_wdt_device *dev = watchdog_get_drvdata(wdt);
97
98 writel(1, dev->base + WD_COUNTER);
99
100 return 0;
101}
102
dca536c4
MR
103static const struct watchdog_ops tangox_wdt_ops = {
104 .start = tangox_wdt_start,
105 .stop = tangox_wdt_stop,
106 .set_timeout = tangox_wdt_set_timeout,
107 .get_timeleft = tangox_wdt_get_timeleft,
0397c5db 108 .restart = tangox_wdt_restart,
dca536c4
MR
109};
110
dca536c4
MR
111static int tangox_wdt_probe(struct platform_device *pdev)
112{
113 struct tangox_wdt_device *dev;
dca536c4
MR
114 u32 config;
115 int err;
116
117 dev = devm_kzalloc(&pdev->dev, sizeof(*dev), GFP_KERNEL);
118 if (!dev)
119 return -ENOMEM;
120
0f0a6a28 121 dev->base = devm_platform_ioremap_resource(pdev, 0);
dca536c4
MR
122 if (IS_ERR(dev->base))
123 return PTR_ERR(dev->base);
124
125 dev->clk = devm_clk_get(&pdev->dev, NULL);
126 if (IS_ERR(dev->clk))
127 return PTR_ERR(dev->clk);
128
129 err = clk_prepare_enable(dev->clk);
130 if (err)
131 return err;
132
133 dev->clk_rate = clk_get_rate(dev->clk);
84b84bcf
WS
134 if (!dev->clk_rate) {
135 err = -EINVAL;
136 goto err;
137 }
dca536c4
MR
138
139 dev->wdt.parent = &pdev->dev;
140 dev->wdt.info = &tangox_wdt_info;
141 dev->wdt.ops = &tangox_wdt_ops;
142 dev->wdt.timeout = DEFAULT_TIMEOUT;
143 dev->wdt.min_timeout = 1;
c7ef68c3 144 dev->wdt.max_hw_heartbeat_ms = (U32_MAX - 1) / dev->clk_rate;
dca536c4
MR
145
146 watchdog_init_timeout(&dev->wdt, timeout, &pdev->dev);
147 watchdog_set_nowayout(&dev->wdt, nowayout);
148 watchdog_set_drvdata(&dev->wdt, dev);
149
150 /*
151 * Deactivate counter if disable bit is set to avoid
152 * accidental reset.
153 */
154 config = readl(dev->base + WD_CONFIG);
155 if (config & WD_CONFIG_DISABLE)
156 writel(0, dev->base + WD_COUNTER);
157
158 writel(WD_CONFIG_XTAL_IN, dev->base + WD_CONFIG);
159
160 /*
161 * Mark as active and restart with configured timeout if
162 * already running.
163 */
164 if (readl(dev->base + WD_COUNTER)) {
a3e376d2 165 set_bit(WDOG_HW_RUNNING, &dev->wdt.status);
dca536c4
MR
166 tangox_wdt_start(&dev->wdt);
167 }
168
0397c5db
GR
169 watchdog_set_restart_priority(&dev->wdt, 128);
170
dca536c4 171 err = watchdog_register_device(&dev->wdt);
84b84bcf
WS
172 if (err)
173 goto err;
dca536c4
MR
174
175 platform_set_drvdata(pdev, dev);
176
3d29f808 177 dev_info(&pdev->dev, "SMP86xx/SMP87xx watchdog registered\n");
dca536c4
MR
178
179 return 0;
84b84bcf
WS
180
181 err:
182 clk_disable_unprepare(dev->clk);
183 return err;
dca536c4
MR
184}
185
186static int tangox_wdt_remove(struct platform_device *pdev)
187{
188 struct tangox_wdt_device *dev = platform_get_drvdata(pdev);
189
190 tangox_wdt_stop(&dev->wdt);
191 clk_disable_unprepare(dev->clk);
192
dca536c4
MR
193 watchdog_unregister_device(&dev->wdt);
194
195 return 0;
196}
197
198static const struct of_device_id tangox_wdt_dt_ids[] = {
199 { .compatible = "sigma,smp8642-wdt" },
200 { .compatible = "sigma,smp8759-wdt" },
201 { }
202};
203MODULE_DEVICE_TABLE(of, tangox_wdt_dt_ids);
204
205static struct platform_driver tangox_wdt_driver = {
206 .probe = tangox_wdt_probe,
207 .remove = tangox_wdt_remove,
208 .driver = {
209 .name = "tangox-wdt",
210 .of_match_table = tangox_wdt_dt_ids,
211 },
212};
213
214module_platform_driver(tangox_wdt_driver);
215
216MODULE_AUTHOR("Mans Rullgard <mans@mansr.com>");
217MODULE_DESCRIPTION("SMP86xx/SMP87xx Watchdog driver");
218MODULE_LICENSE("GPL");