Commit | Line | Data |
---|---|---|
ec549a0f BD |
1 | /* linux/drivers/video/s3c-fb.c |
2 | * | |
3 | * Copyright 2008 Openmoko Inc. | |
50a5503a | 4 | * Copyright 2008-2010 Simtec Electronics |
ec549a0f BD |
5 | * Ben Dooks <ben@simtec.co.uk> |
6 | * http://armlinux.simtec.co.uk/ | |
7 | * | |
8 | * Samsung SoC Framebuffer driver | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License version 2 as | |
c4bb6ffa | 12 | * published by the Free Software FoundatIon. |
ec549a0f BD |
13 | */ |
14 | ||
15 | #include <linux/kernel.h> | |
16 | #include <linux/module.h> | |
17 | #include <linux/platform_device.h> | |
18 | #include <linux/dma-mapping.h> | |
5a0e3ad6 | 19 | #include <linux/slab.h> |
ec549a0f | 20 | #include <linux/init.h> |
ec549a0f BD |
21 | #include <linux/clk.h> |
22 | #include <linux/fb.h> | |
23 | #include <linux/io.h> | |
efdc846d PO |
24 | #include <linux/uaccess.h> |
25 | #include <linux/interrupt.h> | |
4959212c | 26 | #include <linux/pm_runtime.h> |
bbfce37b | 27 | #include <linux/platform_data/video_s3c.h> |
ec549a0f | 28 | |
5a213a55 | 29 | #include <video/samsung_fimd.h> |
ec549a0f BD |
30 | |
31 | /* This driver will export a number of framebuffer interfaces depending | |
32 | * on the configuration passed in via the platform data. Each fb instance | |
33 | * maps to a hardware window. Currently there is no support for runtime | |
34 | * setting of the alpha-blending functions that each window has, so only | |
35 | * window 0 is actually useful. | |
36 | * | |
37 | * Window 0 is treated specially, it is used for the basis of the LCD | |
38 | * output timings and as the control for the output power-down state. | |
39 | */ | |
40 | ||
50a5503a BD |
41 | /* note, the previous use of <mach/regs-fb.h> to get platform specific data |
42 | * has been replaced by using the platform device name to pick the correct | |
43 | * configuration data for the system. | |
ec549a0f BD |
44 | */ |
45 | ||
46 | #ifdef CONFIG_FB_S3C_DEBUG_REGWRITE | |
47 | #undef writel | |
48 | #define writel(v, r) do { \ | |
65302e48 | 49 | pr_debug("%s: %08x => %p\n", __func__, (unsigned int)v, r); \ |
05e52b4b JH |
50 | __raw_writel(v, r); \ |
51 | } while (0) | |
ec549a0f BD |
52 | #endif /* FB_S3C_DEBUG_REGWRITE */ |
53 | ||
efdc846d PO |
54 | /* irq_flags bits */ |
55 | #define S3C_FB_VSYNC_IRQ_EN 0 | |
56 | ||
57 | #define VSYNC_TIMEOUT_MSEC 50 | |
58 | ||
ec549a0f BD |
59 | struct s3c_fb; |
60 | ||
50a5503a BD |
61 | #define VALID_BPP(x) (1 << ((x) - 1)) |
62 | ||
c4bb6ffa BD |
63 | #define OSD_BASE(win, variant) ((variant).osd + ((win) * (variant).osd_stride)) |
64 | #define VIDOSD_A(win, variant) (OSD_BASE(win, variant) + 0x00) | |
65 | #define VIDOSD_B(win, variant) (OSD_BASE(win, variant) + 0x04) | |
66 | #define VIDOSD_C(win, variant) (OSD_BASE(win, variant) + 0x08) | |
67 | #define VIDOSD_D(win, variant) (OSD_BASE(win, variant) + 0x0C) | |
68 | ||
50a5503a BD |
69 | /** |
70 | * struct s3c_fb_variant - fb variant information | |
c4bb6ffa | 71 | * @is_2443: Set if S3C2443/S3C2416 style hardware. |
50a5503a | 72 | * @nr_windows: The number of windows. |
c4bb6ffa BD |
73 | * @vidtcon: The base for the VIDTCONx registers |
74 | * @wincon: The base for the WINxCON registers. | |
75 | * @winmap: The base for the WINxMAP registers. | |
76 | * @keycon: The abse for the WxKEYCON registers. | |
77 | * @buf_start: Offset of buffer start registers. | |
78 | * @buf_size: Offset of buffer size registers. | |
79 | * @buf_end: Offset of buffer end registers. | |
80 | * @osd: The base for the OSD registers. | |
50a5503a | 81 | * @palette: Address of palette memory, or 0 if none. |
067b226b | 82 | * @has_prtcon: Set if has PRTCON register. |
f5ec546f | 83 | * @has_shadowcon: Set if has SHADOWCON register. |
f7f31e50 | 84 | * @has_blendcon: Set if has BLENDCON register. |
b5480ed7 | 85 | * @has_clksel: Set if VIDCON0 register has CLKSEL bit. |
d8b97db4 | 86 | * @has_fixvclk: Set if VIDCON1 register has FIXVCLK bits. |
50a5503a BD |
87 | */ |
88 | struct s3c_fb_variant { | |
c4bb6ffa | 89 | unsigned int is_2443:1; |
50a5503a | 90 | unsigned short nr_windows; |
5c44778e | 91 | unsigned int vidtcon; |
c4bb6ffa BD |
92 | unsigned short wincon; |
93 | unsigned short winmap; | |
94 | unsigned short keycon; | |
95 | unsigned short buf_start; | |
96 | unsigned short buf_end; | |
97 | unsigned short buf_size; | |
98 | unsigned short osd; | |
99 | unsigned short osd_stride; | |
50a5503a | 100 | unsigned short palette[S3C_FB_MAX_WIN]; |
067b226b PO |
101 | |
102 | unsigned int has_prtcon:1; | |
f5ec546f | 103 | unsigned int has_shadowcon:1; |
f7f31e50 | 104 | unsigned int has_blendcon:1; |
b5480ed7 | 105 | unsigned int has_clksel:1; |
d8b97db4 | 106 | unsigned int has_fixvclk:1; |
50a5503a BD |
107 | }; |
108 | ||
109 | /** | |
110 | * struct s3c_fb_win_variant | |
111 | * @has_osd_c: Set if has OSD C register. | |
112 | * @has_osd_d: Set if has OSD D register. | |
f676ec2a | 113 | * @has_osd_alpha: Set if can change alpha transparency for a window. |
50a5503a BD |
114 | * @palette_sz: Size of palette in entries. |
115 | * @palette_16bpp: Set if palette is 16bits wide. | |
f676ec2a PO |
116 | * @osd_size_off: If != 0, supports setting up OSD for a window; the appropriate |
117 | * register is located at the given offset from OSD_BASE. | |
50a5503a BD |
118 | * @valid_bpp: 1 bit per BPP setting to show valid bits-per-pixel. |
119 | * | |
120 | * valid_bpp bit x is set if (x+1)BPP is supported. | |
121 | */ | |
122 | struct s3c_fb_win_variant { | |
123 | unsigned int has_osd_c:1; | |
124 | unsigned int has_osd_d:1; | |
f676ec2a | 125 | unsigned int has_osd_alpha:1; |
50a5503a | 126 | unsigned int palette_16bpp:1; |
f676ec2a | 127 | unsigned short osd_size_off; |
50a5503a BD |
128 | unsigned short palette_sz; |
129 | u32 valid_bpp; | |
130 | }; | |
131 | ||
132 | /** | |
133 | * struct s3c_fb_driverdata - per-device type driver data for init time. | |
134 | * @variant: The variant information for this driver. | |
135 | * @win: The window information for each window. | |
136 | */ | |
137 | struct s3c_fb_driverdata { | |
138 | struct s3c_fb_variant variant; | |
139 | struct s3c_fb_win_variant *win[S3C_FB_MAX_WIN]; | |
140 | }; | |
141 | ||
bc2da1b6 BD |
142 | /** |
143 | * struct s3c_fb_palette - palette information | |
144 | * @r: Red bitfield. | |
145 | * @g: Green bitfield. | |
146 | * @b: Blue bitfield. | |
147 | * @a: Alpha bitfield. | |
148 | */ | |
149 | struct s3c_fb_palette { | |
150 | struct fb_bitfield r; | |
151 | struct fb_bitfield g; | |
152 | struct fb_bitfield b; | |
153 | struct fb_bitfield a; | |
154 | }; | |
155 | ||
ec549a0f BD |
156 | /** |
157 | * struct s3c_fb_win - per window private data for each framebuffer. | |
158 | * @windata: The platform data supplied for the window configuration. | |
159 | * @parent: The hardware that this window is part of. | |
160 | * @fbinfo: Pointer pack to the framebuffer info for this window. | |
50a5503a | 161 | * @varint: The variant information for this window. |
ec549a0f BD |
162 | * @palette_buffer: Buffer/cache to hold palette entries. |
163 | * @pseudo_palette: For use in TRUECOLOUR modes for entries 0..15/ | |
164 | * @index: The window number of this window. | |
165 | * @palette: The bitfields for changing r/g/b into a hardware palette entry. | |
166 | */ | |
167 | struct s3c_fb_win { | |
168 | struct s3c_fb_pd_win *windata; | |
169 | struct s3c_fb *parent; | |
170 | struct fb_info *fbinfo; | |
171 | struct s3c_fb_palette palette; | |
50a5503a | 172 | struct s3c_fb_win_variant variant; |
ec549a0f BD |
173 | |
174 | u32 *palette_buffer; | |
175 | u32 pseudo_palette[16]; | |
176 | unsigned int index; | |
177 | }; | |
178 | ||
efdc846d PO |
179 | /** |
180 | * struct s3c_fb_vsync - vsync information | |
181 | * @wait: a queue for processes waiting for vsync | |
182 | * @count: vsync interrupt count | |
183 | */ | |
184 | struct s3c_fb_vsync { | |
185 | wait_queue_head_t wait; | |
186 | unsigned int count; | |
187 | }; | |
188 | ||
ec549a0f BD |
189 | /** |
190 | * struct s3c_fb - overall hardware state of the hardware | |
0a109d31 | 191 | * @slock: The spinlock protection for this data structure. |
ec549a0f | 192 | * @dev: The device that we bound to, for printing, etc. |
ec549a0f | 193 | * @bus_clk: The clk (hclk) feeding our interface and possibly pixclk. |
b5480ed7 | 194 | * @lcd_clk: The clk (sclk) feeding pixclk. |
ec549a0f | 195 | * @regs: The mapped hardware registers. |
50a5503a | 196 | * @variant: Variant information for this hardware. |
ec549a0f | 197 | * @enabled: A bitmask of enabled hardware windows. |
f4f51473 | 198 | * @output_on: Flag if the physical output is enabled. |
ec549a0f BD |
199 | * @pdata: The platform configuration data passed with the device. |
200 | * @windows: The hardware windows that have been claimed. | |
efdc846d PO |
201 | * @irq_no: IRQ line number |
202 | * @irq_flags: irq flags | |
203 | * @vsync_info: VSYNC-related information (count, queues...) | |
ec549a0f BD |
204 | */ |
205 | struct s3c_fb { | |
b07f3bbe | 206 | spinlock_t slock; |
ec549a0f | 207 | struct device *dev; |
ec549a0f | 208 | struct clk *bus_clk; |
b5480ed7 | 209 | struct clk *lcd_clk; |
ec549a0f | 210 | void __iomem *regs; |
50a5503a | 211 | struct s3c_fb_variant variant; |
ec549a0f BD |
212 | |
213 | unsigned char enabled; | |
f4f51473 | 214 | bool output_on; |
ec549a0f BD |
215 | |
216 | struct s3c_fb_platdata *pdata; | |
217 | struct s3c_fb_win *windows[S3C_FB_MAX_WIN]; | |
efdc846d PO |
218 | |
219 | int irq_no; | |
220 | unsigned long irq_flags; | |
221 | struct s3c_fb_vsync vsync_info; | |
ec549a0f BD |
222 | }; |
223 | ||
224 | /** | |
50a5503a BD |
225 | * s3c_fb_validate_win_bpp - validate the bits-per-pixel for this mode. |
226 | * @win: The device window. | |
227 | * @bpp: The bit depth. | |
ec549a0f | 228 | */ |
50a5503a | 229 | static bool s3c_fb_validate_win_bpp(struct s3c_fb_win *win, unsigned int bpp) |
ec549a0f | 230 | { |
50a5503a | 231 | return win->variant.valid_bpp & VALID_BPP(bpp); |
ec549a0f BD |
232 | } |
233 | ||
234 | /** | |
235 | * s3c_fb_check_var() - framebuffer layer request to verify a given mode. | |
236 | * @var: The screen information to verify. | |
237 | * @info: The framebuffer device. | |
238 | * | |
239 | * Framebuffer layer call to verify the given information and allow us to | |
240 | * update various information depending on the hardware capabilities. | |
241 | */ | |
242 | static int s3c_fb_check_var(struct fb_var_screeninfo *var, | |
243 | struct fb_info *info) | |
244 | { | |
245 | struct s3c_fb_win *win = info->par; | |
ec549a0f BD |
246 | struct s3c_fb *sfb = win->parent; |
247 | ||
248 | dev_dbg(sfb->dev, "checking parameters\n"); | |
249 | ||
13e6af88 JH |
250 | var->xres_virtual = max(var->xres_virtual, var->xres); |
251 | var->yres_virtual = max(var->yres_virtual, var->yres); | |
ec549a0f | 252 | |
50a5503a | 253 | if (!s3c_fb_validate_win_bpp(win, var->bits_per_pixel)) { |
ec549a0f BD |
254 | dev_dbg(sfb->dev, "win %d: unsupported bpp %d\n", |
255 | win->index, var->bits_per_pixel); | |
256 | return -EINVAL; | |
257 | } | |
258 | ||
259 | /* always ensure these are zero, for drop through cases below */ | |
260 | var->transp.offset = 0; | |
261 | var->transp.length = 0; | |
262 | ||
263 | switch (var->bits_per_pixel) { | |
264 | case 1: | |
265 | case 2: | |
266 | case 4: | |
267 | case 8: | |
50a5503a | 268 | if (sfb->variant.palette[win->index] != 0) { |
ec549a0f | 269 | /* non palletised, A:1,R:2,G:3,B:2 mode */ |
5a9c30a3 | 270 | var->red.offset = 5; |
ec549a0f BD |
271 | var->green.offset = 2; |
272 | var->blue.offset = 0; | |
5a9c30a3 | 273 | var->red.length = 2; |
ec549a0f BD |
274 | var->green.length = 3; |
275 | var->blue.length = 2; | |
276 | var->transp.offset = 7; | |
277 | var->transp.length = 1; | |
278 | } else { | |
279 | var->red.offset = 0; | |
280 | var->red.length = var->bits_per_pixel; | |
281 | var->green = var->red; | |
282 | var->blue = var->red; | |
283 | } | |
284 | break; | |
285 | ||
286 | case 19: | |
287 | /* 666 with one bit alpha/transparency */ | |
288 | var->transp.offset = 18; | |
289 | var->transp.length = 1; | |
d65c6a99 | 290 | /* drop through */ |
ec549a0f BD |
291 | case 18: |
292 | var->bits_per_pixel = 32; | |
293 | ||
294 | /* 666 format */ | |
295 | var->red.offset = 12; | |
296 | var->green.offset = 6; | |
297 | var->blue.offset = 0; | |
298 | var->red.length = 6; | |
299 | var->green.length = 6; | |
300 | var->blue.length = 6; | |
301 | break; | |
302 | ||
303 | case 16: | |
304 | /* 16 bpp, 565 format */ | |
305 | var->red.offset = 11; | |
306 | var->green.offset = 5; | |
307 | var->blue.offset = 0; | |
308 | var->red.length = 5; | |
309 | var->green.length = 6; | |
310 | var->blue.length = 5; | |
311 | break; | |
312 | ||
af1ce6b2 | 313 | case 32: |
ec549a0f BD |
314 | case 28: |
315 | case 25: | |
316 | var->transp.length = var->bits_per_pixel - 24; | |
317 | var->transp.offset = 24; | |
318 | /* drop through */ | |
319 | case 24: | |
320 | /* our 24bpp is unpacked, so 32bpp */ | |
321 | var->bits_per_pixel = 32; | |
ec549a0f BD |
322 | var->red.offset = 16; |
323 | var->red.length = 8; | |
324 | var->green.offset = 8; | |
325 | var->green.length = 8; | |
326 | var->blue.offset = 0; | |
327 | var->blue.length = 8; | |
328 | break; | |
329 | ||
330 | default: | |
331 | dev_err(sfb->dev, "invalid bpp\n"); | |
418d620e | 332 | return -EINVAL; |
ec549a0f BD |
333 | } |
334 | ||
335 | dev_dbg(sfb->dev, "%s: verified parameters\n", __func__); | |
336 | return 0; | |
337 | } | |
338 | ||
339 | /** | |
340 | * s3c_fb_calc_pixclk() - calculate the divider to create the pixel clock. | |
341 | * @sfb: The hardware state. | |
342 | * @pixclock: The pixel clock wanted, in picoseconds. | |
343 | * | |
344 | * Given the specified pixel clock, work out the necessary divider to get | |
345 | * close to the output frequency. | |
346 | */ | |
eb29a5cc | 347 | static int s3c_fb_calc_pixclk(struct s3c_fb *sfb, unsigned int pixclk) |
ec549a0f | 348 | { |
b5480ed7 | 349 | unsigned long clk; |
eb29a5cc | 350 | unsigned long long tmp; |
ec549a0f BD |
351 | unsigned int result; |
352 | ||
b5480ed7 JH |
353 | if (sfb->variant.has_clksel) |
354 | clk = clk_get_rate(sfb->bus_clk); | |
355 | else | |
356 | clk = clk_get_rate(sfb->lcd_clk); | |
357 | ||
eb29a5cc MB |
358 | tmp = (unsigned long long)clk; |
359 | tmp *= pixclk; | |
360 | ||
361 | do_div(tmp, 1000000000UL); | |
362 | result = (unsigned int)tmp / 1000; | |
ec549a0f BD |
363 | |
364 | dev_dbg(sfb->dev, "pixclk=%u, clk=%lu, div=%d (%lu)\n", | |
b6798951 | 365 | pixclk, clk, result, result ? clk / result : clk); |
ec549a0f BD |
366 | |
367 | return result; | |
368 | } | |
369 | ||
370 | /** | |
371 | * s3c_fb_align_word() - align pixel count to word boundary | |
372 | * @bpp: The number of bits per pixel | |
373 | * @pix: The value to be aligned. | |
374 | * | |
375 | * Align the given pixel count so that it will start on an 32bit word | |
376 | * boundary. | |
377 | */ | |
378 | static int s3c_fb_align_word(unsigned int bpp, unsigned int pix) | |
379 | { | |
380 | int pix_per_word; | |
381 | ||
382 | if (bpp > 16) | |
383 | return pix; | |
384 | ||
385 | pix_per_word = (8 * 32) / bpp; | |
386 | return ALIGN(pix, pix_per_word); | |
387 | } | |
388 | ||
f676ec2a PO |
389 | /** |
390 | * vidosd_set_size() - set OSD size for a window | |
391 | * | |
392 | * @win: the window to set OSD size for | |
393 | * @size: OSD size register value | |
394 | */ | |
395 | static void vidosd_set_size(struct s3c_fb_win *win, u32 size) | |
396 | { | |
397 | struct s3c_fb *sfb = win->parent; | |
398 | ||
399 | /* OSD can be set up if osd_size_off != 0 for this window */ | |
400 | if (win->variant.osd_size_off) | |
401 | writel(size, sfb->regs + OSD_BASE(win->index, sfb->variant) | |
402 | + win->variant.osd_size_off); | |
403 | } | |
404 | ||
405 | /** | |
406 | * vidosd_set_alpha() - set alpha transparency for a window | |
407 | * | |
408 | * @win: the window to set OSD size for | |
409 | * @alpha: alpha register value | |
410 | */ | |
411 | static void vidosd_set_alpha(struct s3c_fb_win *win, u32 alpha) | |
412 | { | |
413 | struct s3c_fb *sfb = win->parent; | |
414 | ||
415 | if (win->variant.has_osd_alpha) | |
416 | writel(alpha, sfb->regs + VIDOSD_C(win->index, sfb->variant)); | |
417 | } | |
418 | ||
f5ec546f PO |
419 | /** |
420 | * shadow_protect_win() - disable updating values from shadow registers at vsync | |
421 | * | |
422 | * @win: window to protect registers for | |
423 | * @protect: 1 to protect (disable updates) | |
424 | */ | |
425 | static void shadow_protect_win(struct s3c_fb_win *win, bool protect) | |
426 | { | |
427 | struct s3c_fb *sfb = win->parent; | |
428 | u32 reg; | |
429 | ||
430 | if (protect) { | |
431 | if (sfb->variant.has_prtcon) { | |
432 | writel(PRTCON_PROTECT, sfb->regs + PRTCON); | |
433 | } else if (sfb->variant.has_shadowcon) { | |
434 | reg = readl(sfb->regs + SHADOWCON); | |
435 | writel(reg | SHADOWCON_WINx_PROTECT(win->index), | |
436 | sfb->regs + SHADOWCON); | |
437 | } | |
438 | } else { | |
439 | if (sfb->variant.has_prtcon) { | |
440 | writel(0, sfb->regs + PRTCON); | |
441 | } else if (sfb->variant.has_shadowcon) { | |
442 | reg = readl(sfb->regs + SHADOWCON); | |
443 | writel(reg & ~SHADOWCON_WINx_PROTECT(win->index), | |
444 | sfb->regs + SHADOWCON); | |
445 | } | |
446 | } | |
447 | } | |
448 | ||
a2b77dce MB |
449 | /** |
450 | * s3c_fb_enable() - Set the state of the main LCD output | |
451 | * @sfb: The main framebuffer state. | |
452 | * @enable: The state to set. | |
453 | */ | |
454 | static void s3c_fb_enable(struct s3c_fb *sfb, int enable) | |
455 | { | |
456 | u32 vidcon0 = readl(sfb->regs + VIDCON0); | |
457 | ||
f4f51473 MB |
458 | if (enable && !sfb->output_on) |
459 | pm_runtime_get_sync(sfb->dev); | |
460 | ||
461 | if (enable) { | |
a2b77dce | 462 | vidcon0 |= VIDCON0_ENVID | VIDCON0_ENVID_F; |
f4f51473 | 463 | } else { |
a2b77dce MB |
464 | /* see the note in the framebuffer datasheet about |
465 | * why you cannot take both of these bits down at the | |
466 | * same time. */ | |
467 | ||
f4f51473 MB |
468 | if (vidcon0 & VIDCON0_ENVID) { |
469 | vidcon0 |= VIDCON0_ENVID; | |
470 | vidcon0 &= ~VIDCON0_ENVID_F; | |
471 | } | |
a2b77dce MB |
472 | } |
473 | ||
474 | writel(vidcon0, sfb->regs + VIDCON0); | |
f4f51473 MB |
475 | |
476 | if (!enable && sfb->output_on) | |
477 | pm_runtime_put_sync(sfb->dev); | |
478 | ||
479 | sfb->output_on = enable; | |
a2b77dce MB |
480 | } |
481 | ||
ec549a0f BD |
482 | /** |
483 | * s3c_fb_set_par() - framebuffer request to set new framebuffer state. | |
484 | * @info: The framebuffer to change. | |
485 | * | |
486 | * Framebuffer layer request to set a new mode for the specified framebuffer | |
487 | */ | |
488 | static int s3c_fb_set_par(struct fb_info *info) | |
489 | { | |
490 | struct fb_var_screeninfo *var = &info->var; | |
491 | struct s3c_fb_win *win = info->par; | |
492 | struct s3c_fb *sfb = win->parent; | |
493 | void __iomem *regs = sfb->regs; | |
c4bb6ffa | 494 | void __iomem *buf = regs; |
ec549a0f | 495 | int win_no = win->index; |
f676ec2a | 496 | u32 alpha = 0; |
ec549a0f BD |
497 | u32 data; |
498 | u32 pagewidth; | |
ec549a0f BD |
499 | |
500 | dev_dbg(sfb->dev, "setting framebuffer parameters\n"); | |
501 | ||
5751b23e MB |
502 | pm_runtime_get_sync(sfb->dev); |
503 | ||
a8bdabca PO |
504 | shadow_protect_win(win, 1); |
505 | ||
ec549a0f BD |
506 | switch (var->bits_per_pixel) { |
507 | case 32: | |
508 | case 24: | |
509 | case 16: | |
510 | case 12: | |
511 | info->fix.visual = FB_VISUAL_TRUECOLOR; | |
512 | break; | |
513 | case 8: | |
50a5503a | 514 | if (win->variant.palette_sz >= 256) |
ec549a0f BD |
515 | info->fix.visual = FB_VISUAL_PSEUDOCOLOR; |
516 | else | |
517 | info->fix.visual = FB_VISUAL_TRUECOLOR; | |
518 | break; | |
519 | case 1: | |
520 | info->fix.visual = FB_VISUAL_MONO01; | |
521 | break; | |
522 | default: | |
523 | info->fix.visual = FB_VISUAL_PSEUDOCOLOR; | |
524 | break; | |
525 | } | |
526 | ||
527 | info->fix.line_length = (var->xres_virtual * var->bits_per_pixel) / 8; | |
528 | ||
067b226b PO |
529 | info->fix.xpanstep = info->var.xres_virtual > info->var.xres ? 1 : 0; |
530 | info->fix.ypanstep = info->var.yres_virtual > info->var.yres ? 1 : 0; | |
531 | ||
ec549a0f BD |
532 | /* disable the window whilst we update it */ |
533 | writel(0, regs + WINCON(win_no)); | |
534 | ||
3c582647 | 535 | if (!sfb->output_on) |
a2b77dce MB |
536 | s3c_fb_enable(sfb, 1); |
537 | ||
ec549a0f BD |
538 | /* write the buffer address */ |
539 | ||
c4bb6ffa BD |
540 | /* start and end registers stride is 8 */ |
541 | buf = regs + win_no * 8; | |
542 | ||
543 | writel(info->fix.smem_start, buf + sfb->variant.buf_start); | |
ec549a0f BD |
544 | |
545 | data = info->fix.smem_start + info->fix.line_length * var->yres; | |
c4bb6ffa | 546 | writel(data, buf + sfb->variant.buf_end); |
ec549a0f BD |
547 | |
548 | pagewidth = (var->xres * var->bits_per_pixel) >> 3; | |
549 | data = VIDW_BUF_SIZE_OFFSET(info->fix.line_length - pagewidth) | | |
5c44778e JH |
550 | VIDW_BUF_SIZE_PAGEWIDTH(pagewidth) | |
551 | VIDW_BUF_SIZE_OFFSET_E(info->fix.line_length - pagewidth) | | |
552 | VIDW_BUF_SIZE_PAGEWIDTH_E(pagewidth); | |
c4bb6ffa | 553 | writel(data, regs + sfb->variant.buf_size + (win_no * 4)); |
ec549a0f BD |
554 | |
555 | /* write 'OSD' registers to control position of framebuffer */ | |
556 | ||
5c44778e JH |
557 | data = VIDOSDxA_TOPLEFT_X(0) | VIDOSDxA_TOPLEFT_Y(0) | |
558 | VIDOSDxA_TOPLEFT_X_E(0) | VIDOSDxA_TOPLEFT_Y_E(0); | |
c4bb6ffa | 559 | writel(data, regs + VIDOSD_A(win_no, sfb->variant)); |
ec549a0f BD |
560 | |
561 | data = VIDOSDxB_BOTRIGHT_X(s3c_fb_align_word(var->bits_per_pixel, | |
562 | var->xres - 1)) | | |
5c44778e JH |
563 | VIDOSDxB_BOTRIGHT_Y(var->yres - 1) | |
564 | VIDOSDxB_BOTRIGHT_X_E(s3c_fb_align_word(var->bits_per_pixel, | |
565 | var->xres - 1)) | | |
566 | VIDOSDxB_BOTRIGHT_Y_E(var->yres - 1); | |
ec549a0f | 567 | |
c4bb6ffa | 568 | writel(data, regs + VIDOSD_B(win_no, sfb->variant)); |
ec549a0f BD |
569 | |
570 | data = var->xres * var->yres; | |
39000d65 | 571 | |
f676ec2a | 572 | alpha = VIDISD14C_ALPHA1_R(0xf) | |
39000d65 ID |
573 | VIDISD14C_ALPHA1_G(0xf) | |
574 | VIDISD14C_ALPHA1_B(0xf); | |
575 | ||
f676ec2a PO |
576 | vidosd_set_alpha(win, alpha); |
577 | vidosd_set_size(win, data); | |
ec549a0f | 578 | |
fab7c5b7 JH |
579 | /* Enable DMA channel for this window */ |
580 | if (sfb->variant.has_shadowcon) { | |
581 | data = readl(sfb->regs + SHADOWCON); | |
582 | data |= SHADOWCON_CHx_ENABLE(win_no); | |
583 | writel(data, sfb->regs + SHADOWCON); | |
584 | } | |
585 | ||
ec549a0f | 586 | data = WINCONx_ENWIN; |
2d9ae7ac | 587 | sfb->enabled |= (1 << win->index); |
ec549a0f BD |
588 | |
589 | /* note, since we have to round up the bits-per-pixel, we end up | |
590 | * relying on the bitfield information for r/g/b/a to work out | |
591 | * exactly which mode of operation is intended. */ | |
592 | ||
593 | switch (var->bits_per_pixel) { | |
594 | case 1: | |
595 | data |= WINCON0_BPPMODE_1BPP; | |
596 | data |= WINCONx_BITSWP; | |
597 | data |= WINCONx_BURSTLEN_4WORD; | |
598 | break; | |
599 | case 2: | |
600 | data |= WINCON0_BPPMODE_2BPP; | |
601 | data |= WINCONx_BITSWP; | |
602 | data |= WINCONx_BURSTLEN_8WORD; | |
603 | break; | |
604 | case 4: | |
605 | data |= WINCON0_BPPMODE_4BPP; | |
606 | data |= WINCONx_BITSWP; | |
607 | data |= WINCONx_BURSTLEN_8WORD; | |
608 | break; | |
609 | case 8: | |
610 | if (var->transp.length != 0) | |
611 | data |= WINCON1_BPPMODE_8BPP_1232; | |
612 | else | |
613 | data |= WINCON0_BPPMODE_8BPP_PALETTE; | |
614 | data |= WINCONx_BURSTLEN_8WORD; | |
615 | data |= WINCONx_BYTSWP; | |
616 | break; | |
617 | case 16: | |
618 | if (var->transp.length != 0) | |
619 | data |= WINCON1_BPPMODE_16BPP_A1555; | |
620 | else | |
621 | data |= WINCON0_BPPMODE_16BPP_565; | |
622 | data |= WINCONx_HAWSWP; | |
623 | data |= WINCONx_BURSTLEN_16WORD; | |
624 | break; | |
625 | case 24: | |
626 | case 32: | |
627 | if (var->red.length == 6) { | |
628 | if (var->transp.length != 0) | |
629 | data |= WINCON1_BPPMODE_19BPP_A1666; | |
630 | else | |
631 | data |= WINCON1_BPPMODE_18BPP_666; | |
39000d65 ID |
632 | } else if (var->transp.length == 1) |
633 | data |= WINCON1_BPPMODE_25BPP_A1888 | |
634 | | WINCON1_BLD_PIX; | |
4420dd2b JH |
635 | else if ((var->transp.length == 4) || |
636 | (var->transp.length == 8)) | |
39000d65 ID |
637 | data |= WINCON1_BPPMODE_28BPP_A4888 |
638 | | WINCON1_BLD_PIX | WINCON1_ALPHA_SEL; | |
ec549a0f BD |
639 | else |
640 | data |= WINCON0_BPPMODE_24BPP_888; | |
641 | ||
dc8498c0 | 642 | data |= WINCONx_WSWP; |
ec549a0f BD |
643 | data |= WINCONx_BURSTLEN_16WORD; |
644 | break; | |
645 | } | |
646 | ||
c4bb6ffa | 647 | /* Enable the colour keying for the window below this one */ |
39000d65 ID |
648 | if (win_no > 0) { |
649 | u32 keycon0_data = 0, keycon1_data = 0; | |
c4bb6ffa | 650 | void __iomem *keycon = regs + sfb->variant.keycon; |
39000d65 ID |
651 | |
652 | keycon0_data = ~(WxKEYCON0_KEYBL_EN | | |
653 | WxKEYCON0_KEYEN_F | | |
654 | WxKEYCON0_DIRCON) | WxKEYCON0_COMPKEY(0); | |
655 | ||
656 | keycon1_data = WxKEYCON1_COLVAL(0xffffff); | |
657 | ||
c4bb6ffa BD |
658 | keycon += (win_no - 1) * 8; |
659 | ||
660 | writel(keycon0_data, keycon + WKEYCON0); | |
661 | writel(keycon1_data, keycon + WKEYCON1); | |
39000d65 ID |
662 | } |
663 | ||
c4bb6ffa BD |
664 | writel(data, regs + sfb->variant.wincon + (win_no * 4)); |
665 | writel(0x0, regs + sfb->variant.winmap + (win_no * 4)); | |
ec549a0f | 666 | |
f7f31e50 JH |
667 | /* Set alpha value width */ |
668 | if (sfb->variant.has_blendcon) { | |
669 | data = readl(sfb->regs + BLENDCON); | |
670 | data &= ~BLENDCON_NEW_MASK; | |
671 | if (var->transp.length > 4) | |
672 | data |= BLENDCON_NEW_8BIT_ALPHA_VALUE; | |
673 | else | |
674 | data |= BLENDCON_NEW_4BIT_ALPHA_VALUE; | |
675 | writel(data, sfb->regs + BLENDCON); | |
676 | } | |
677 | ||
a8bdabca PO |
678 | shadow_protect_win(win, 0); |
679 | ||
5751b23e MB |
680 | pm_runtime_put_sync(sfb->dev); |
681 | ||
ec549a0f BD |
682 | return 0; |
683 | } | |
684 | ||
685 | /** | |
686 | * s3c_fb_update_palette() - set or schedule a palette update. | |
687 | * @sfb: The hardware information. | |
688 | * @win: The window being updated. | |
689 | * @reg: The palette index being changed. | |
690 | * @value: The computed palette value. | |
691 | * | |
692 | * Change the value of a palette register, either by directly writing to | |
693 | * the palette (this requires the palette RAM to be disconnected from the | |
694 | * hardware whilst this is in progress) or schedule the update for later. | |
695 | * | |
696 | * At the moment, since we have no VSYNC interrupt support, we simply set | |
697 | * the palette entry directly. | |
698 | */ | |
699 | static void s3c_fb_update_palette(struct s3c_fb *sfb, | |
700 | struct s3c_fb_win *win, | |
701 | unsigned int reg, | |
702 | u32 value) | |
703 | { | |
704 | void __iomem *palreg; | |
705 | u32 palcon; | |
706 | ||
50a5503a | 707 | palreg = sfb->regs + sfb->variant.palette[win->index]; |
ec549a0f BD |
708 | |
709 | dev_dbg(sfb->dev, "%s: win %d, reg %d (%p): %08x\n", | |
710 | __func__, win->index, reg, palreg, value); | |
711 | ||
712 | win->palette_buffer[reg] = value; | |
713 | ||
714 | palcon = readl(sfb->regs + WPALCON); | |
715 | writel(palcon | WPALCON_PAL_UPDATE, sfb->regs + WPALCON); | |
716 | ||
50a5503a BD |
717 | if (win->variant.palette_16bpp) |
718 | writew(value, palreg + (reg * 2)); | |
ec549a0f | 719 | else |
50a5503a | 720 | writel(value, palreg + (reg * 4)); |
ec549a0f BD |
721 | |
722 | writel(palcon, sfb->regs + WPALCON); | |
723 | } | |
724 | ||
725 | static inline unsigned int chan_to_field(unsigned int chan, | |
726 | struct fb_bitfield *bf) | |
727 | { | |
728 | chan &= 0xffff; | |
729 | chan >>= 16 - bf->length; | |
730 | return chan << bf->offset; | |
731 | } | |
732 | ||
733 | /** | |
734 | * s3c_fb_setcolreg() - framebuffer layer request to change palette. | |
735 | * @regno: The palette index to change. | |
736 | * @red: The red field for the palette data. | |
737 | * @green: The green field for the palette data. | |
738 | * @blue: The blue field for the palette data. | |
739 | * @trans: The transparency (alpha) field for the palette data. | |
740 | * @info: The framebuffer being changed. | |
741 | */ | |
742 | static int s3c_fb_setcolreg(unsigned regno, | |
743 | unsigned red, unsigned green, unsigned blue, | |
744 | unsigned transp, struct fb_info *info) | |
745 | { | |
746 | struct s3c_fb_win *win = info->par; | |
747 | struct s3c_fb *sfb = win->parent; | |
748 | unsigned int val; | |
749 | ||
750 | dev_dbg(sfb->dev, "%s: win %d: %d => rgb=%d/%d/%d\n", | |
751 | __func__, win->index, regno, red, green, blue); | |
752 | ||
5751b23e MB |
753 | pm_runtime_get_sync(sfb->dev); |
754 | ||
ec549a0f BD |
755 | switch (info->fix.visual) { |
756 | case FB_VISUAL_TRUECOLOR: | |
757 | /* true-colour, use pseudo-palette */ | |
758 | ||
759 | if (regno < 16) { | |
760 | u32 *pal = info->pseudo_palette; | |
761 | ||
762 | val = chan_to_field(red, &info->var.red); | |
763 | val |= chan_to_field(green, &info->var.green); | |
764 | val |= chan_to_field(blue, &info->var.blue); | |
765 | ||
766 | pal[regno] = val; | |
767 | } | |
768 | break; | |
769 | ||
770 | case FB_VISUAL_PSEUDOCOLOR: | |
50a5503a | 771 | if (regno < win->variant.palette_sz) { |
ec549a0f BD |
772 | val = chan_to_field(red, &win->palette.r); |
773 | val |= chan_to_field(green, &win->palette.g); | |
774 | val |= chan_to_field(blue, &win->palette.b); | |
775 | ||
776 | s3c_fb_update_palette(sfb, win, regno, val); | |
777 | } | |
778 | ||
779 | break; | |
780 | ||
781 | default: | |
5751b23e | 782 | pm_runtime_put_sync(sfb->dev); |
ec549a0f BD |
783 | return 1; /* unknown type */ |
784 | } | |
785 | ||
5751b23e | 786 | pm_runtime_put_sync(sfb->dev); |
ec549a0f BD |
787 | return 0; |
788 | } | |
789 | ||
ec549a0f BD |
790 | /** |
791 | * s3c_fb_blank() - blank or unblank the given window | |
792 | * @blank_mode: The blank state from FB_BLANK_* | |
793 | * @info: The framebuffer to blank. | |
794 | * | |
795 | * Framebuffer layer request to change the power state. | |
796 | */ | |
797 | static int s3c_fb_blank(int blank_mode, struct fb_info *info) | |
798 | { | |
799 | struct s3c_fb_win *win = info->par; | |
800 | struct s3c_fb *sfb = win->parent; | |
801 | unsigned int index = win->index; | |
802 | u32 wincon; | |
3c582647 | 803 | u32 output_on = sfb->output_on; |
ec549a0f BD |
804 | |
805 | dev_dbg(sfb->dev, "blank mode %d\n", blank_mode); | |
806 | ||
5751b23e MB |
807 | pm_runtime_get_sync(sfb->dev); |
808 | ||
c4bb6ffa | 809 | wincon = readl(sfb->regs + sfb->variant.wincon + (index * 4)); |
ec549a0f BD |
810 | |
811 | switch (blank_mode) { | |
812 | case FB_BLANK_POWERDOWN: | |
813 | wincon &= ~WINCONx_ENWIN; | |
814 | sfb->enabled &= ~(1 << index); | |
815 | /* fall through to FB_BLANK_NORMAL */ | |
816 | ||
817 | case FB_BLANK_NORMAL: | |
818 | /* disable the DMA and display 0x0 (black) */ | |
ff8c9107 | 819 | shadow_protect_win(win, 1); |
ec549a0f | 820 | writel(WINxMAP_MAP | WINxMAP_MAP_COLOUR(0x0), |
c4bb6ffa | 821 | sfb->regs + sfb->variant.winmap + (index * 4)); |
ff8c9107 | 822 | shadow_protect_win(win, 0); |
ec549a0f BD |
823 | break; |
824 | ||
825 | case FB_BLANK_UNBLANK: | |
ff8c9107 | 826 | shadow_protect_win(win, 1); |
c4bb6ffa | 827 | writel(0x0, sfb->regs + sfb->variant.winmap + (index * 4)); |
ff8c9107 | 828 | shadow_protect_win(win, 0); |
ec549a0f BD |
829 | wincon |= WINCONx_ENWIN; |
830 | sfb->enabled |= (1 << index); | |
831 | break; | |
832 | ||
833 | case FB_BLANK_VSYNC_SUSPEND: | |
834 | case FB_BLANK_HSYNC_SUSPEND: | |
835 | default: | |
5751b23e | 836 | pm_runtime_put_sync(sfb->dev); |
ec549a0f BD |
837 | return 1; |
838 | } | |
839 | ||
ff8c9107 | 840 | shadow_protect_win(win, 1); |
c4bb6ffa | 841 | writel(wincon, sfb->regs + sfb->variant.wincon + (index * 4)); |
ec549a0f BD |
842 | |
843 | /* Check the enabled state to see if we need to be running the | |
844 | * main LCD interface, as if there are no active windows then | |
845 | * it is highly likely that we also do not need to output | |
846 | * anything. | |
847 | */ | |
3c582647 TA |
848 | s3c_fb_enable(sfb, sfb->enabled ? 1 : 0); |
849 | shadow_protect_win(win, 0); | |
ec549a0f | 850 | |
5751b23e MB |
851 | pm_runtime_put_sync(sfb->dev); |
852 | ||
3c582647 | 853 | return output_on == sfb->output_on; |
ec549a0f BD |
854 | } |
855 | ||
067b226b PO |
856 | /** |
857 | * s3c_fb_pan_display() - Pan the display. | |
858 | * | |
859 | * Note that the offsets can be written to the device at any time, as their | |
860 | * values are latched at each vsync automatically. This also means that only | |
861 | * the last call to this function will have any effect on next vsync, but | |
862 | * there is no need to sleep waiting for it to prevent tearing. | |
863 | * | |
864 | * @var: The screen information to verify. | |
865 | * @info: The framebuffer device. | |
866 | */ | |
867 | static int s3c_fb_pan_display(struct fb_var_screeninfo *var, | |
868 | struct fb_info *info) | |
869 | { | |
870 | struct s3c_fb_win *win = info->par; | |
871 | struct s3c_fb *sfb = win->parent; | |
872 | void __iomem *buf = sfb->regs + win->index * 8; | |
873 | unsigned int start_boff, end_boff; | |
874 | ||
5751b23e MB |
875 | pm_runtime_get_sync(sfb->dev); |
876 | ||
067b226b PO |
877 | /* Offset in bytes to the start of the displayed area */ |
878 | start_boff = var->yoffset * info->fix.line_length; | |
879 | /* X offset depends on the current bpp */ | |
880 | if (info->var.bits_per_pixel >= 8) { | |
881 | start_boff += var->xoffset * (info->var.bits_per_pixel >> 3); | |
882 | } else { | |
883 | switch (info->var.bits_per_pixel) { | |
884 | case 4: | |
885 | start_boff += var->xoffset >> 1; | |
886 | break; | |
887 | case 2: | |
888 | start_boff += var->xoffset >> 2; | |
889 | break; | |
890 | case 1: | |
891 | start_boff += var->xoffset >> 3; | |
892 | break; | |
893 | default: | |
894 | dev_err(sfb->dev, "invalid bpp\n"); | |
5751b23e | 895 | pm_runtime_put_sync(sfb->dev); |
067b226b PO |
896 | return -EINVAL; |
897 | } | |
898 | } | |
899 | /* Offset in bytes to the end of the displayed area */ | |
d8e7a74b | 900 | end_boff = start_boff + info->var.yres * info->fix.line_length; |
067b226b PO |
901 | |
902 | /* Temporarily turn off per-vsync update from shadow registers until | |
903 | * both start and end addresses are updated to prevent corruption */ | |
f5ec546f | 904 | shadow_protect_win(win, 1); |
067b226b PO |
905 | |
906 | writel(info->fix.smem_start + start_boff, buf + sfb->variant.buf_start); | |
907 | writel(info->fix.smem_start + end_boff, buf + sfb->variant.buf_end); | |
908 | ||
f5ec546f | 909 | shadow_protect_win(win, 0); |
067b226b | 910 | |
5751b23e | 911 | pm_runtime_put_sync(sfb->dev); |
067b226b PO |
912 | return 0; |
913 | } | |
914 | ||
efdc846d PO |
915 | /** |
916 | * s3c_fb_enable_irq() - enable framebuffer interrupts | |
917 | * @sfb: main hardware state | |
918 | */ | |
919 | static void s3c_fb_enable_irq(struct s3c_fb *sfb) | |
920 | { | |
921 | void __iomem *regs = sfb->regs; | |
922 | u32 irq_ctrl_reg; | |
923 | ||
924 | if (!test_and_set_bit(S3C_FB_VSYNC_IRQ_EN, &sfb->irq_flags)) { | |
925 | /* IRQ disabled, enable it */ | |
926 | irq_ctrl_reg = readl(regs + VIDINTCON0); | |
927 | ||
928 | irq_ctrl_reg |= VIDINTCON0_INT_ENABLE; | |
929 | irq_ctrl_reg |= VIDINTCON0_INT_FRAME; | |
930 | ||
931 | irq_ctrl_reg &= ~VIDINTCON0_FRAMESEL0_MASK; | |
932 | irq_ctrl_reg |= VIDINTCON0_FRAMESEL0_VSYNC; | |
933 | irq_ctrl_reg &= ~VIDINTCON0_FRAMESEL1_MASK; | |
934 | irq_ctrl_reg |= VIDINTCON0_FRAMESEL1_NONE; | |
935 | ||
936 | writel(irq_ctrl_reg, regs + VIDINTCON0); | |
937 | } | |
938 | } | |
939 | ||
940 | /** | |
941 | * s3c_fb_disable_irq() - disable framebuffer interrupts | |
942 | * @sfb: main hardware state | |
943 | */ | |
944 | static void s3c_fb_disable_irq(struct s3c_fb *sfb) | |
945 | { | |
946 | void __iomem *regs = sfb->regs; | |
947 | u32 irq_ctrl_reg; | |
948 | ||
949 | if (test_and_clear_bit(S3C_FB_VSYNC_IRQ_EN, &sfb->irq_flags)) { | |
950 | /* IRQ enabled, disable it */ | |
951 | irq_ctrl_reg = readl(regs + VIDINTCON0); | |
952 | ||
953 | irq_ctrl_reg &= ~VIDINTCON0_INT_FRAME; | |
954 | irq_ctrl_reg &= ~VIDINTCON0_INT_ENABLE; | |
955 | ||
956 | writel(irq_ctrl_reg, regs + VIDINTCON0); | |
957 | } | |
958 | } | |
959 | ||
960 | static irqreturn_t s3c_fb_irq(int irq, void *dev_id) | |
961 | { | |
962 | struct s3c_fb *sfb = dev_id; | |
963 | void __iomem *regs = sfb->regs; | |
964 | u32 irq_sts_reg; | |
965 | ||
b07f3bbe JH |
966 | spin_lock(&sfb->slock); |
967 | ||
efdc846d PO |
968 | irq_sts_reg = readl(regs + VIDINTCON1); |
969 | ||
970 | if (irq_sts_reg & VIDINTCON1_INT_FRAME) { | |
971 | ||
972 | /* VSYNC interrupt, accept it */ | |
973 | writel(VIDINTCON1_INT_FRAME, regs + VIDINTCON1); | |
974 | ||
975 | sfb->vsync_info.count++; | |
976 | wake_up_interruptible(&sfb->vsync_info.wait); | |
977 | } | |
978 | ||
979 | /* We only support waiting for VSYNC for now, so it's safe | |
980 | * to always disable irqs here. | |
981 | */ | |
982 | s3c_fb_disable_irq(sfb); | |
983 | ||
b07f3bbe | 984 | spin_unlock(&sfb->slock); |
efdc846d PO |
985 | return IRQ_HANDLED; |
986 | } | |
987 | ||
988 | /** | |
989 | * s3c_fb_wait_for_vsync() - sleep until next VSYNC interrupt or timeout | |
990 | * @sfb: main hardware state | |
991 | * @crtc: head index. | |
992 | */ | |
993 | static int s3c_fb_wait_for_vsync(struct s3c_fb *sfb, u32 crtc) | |
994 | { | |
995 | unsigned long count; | |
996 | int ret; | |
997 | ||
998 | if (crtc != 0) | |
999 | return -ENODEV; | |
1000 | ||
5751b23e MB |
1001 | pm_runtime_get_sync(sfb->dev); |
1002 | ||
efdc846d PO |
1003 | count = sfb->vsync_info.count; |
1004 | s3c_fb_enable_irq(sfb); | |
1005 | ret = wait_event_interruptible_timeout(sfb->vsync_info.wait, | |
1006 | count != sfb->vsync_info.count, | |
1007 | msecs_to_jiffies(VSYNC_TIMEOUT_MSEC)); | |
5751b23e MB |
1008 | |
1009 | pm_runtime_put_sync(sfb->dev); | |
1010 | ||
efdc846d PO |
1011 | if (ret == 0) |
1012 | return -ETIMEDOUT; | |
1013 | ||
1014 | return 0; | |
1015 | } | |
1016 | ||
1017 | static int s3c_fb_ioctl(struct fb_info *info, unsigned int cmd, | |
1018 | unsigned long arg) | |
1019 | { | |
1020 | struct s3c_fb_win *win = info->par; | |
1021 | struct s3c_fb *sfb = win->parent; | |
1022 | int ret; | |
1023 | u32 crtc; | |
1024 | ||
1025 | switch (cmd) { | |
1026 | case FBIO_WAITFORVSYNC: | |
1027 | if (get_user(crtc, (u32 __user *)arg)) { | |
1028 | ret = -EFAULT; | |
1029 | break; | |
1030 | } | |
1031 | ||
1032 | ret = s3c_fb_wait_for_vsync(sfb, crtc); | |
1033 | break; | |
1034 | default: | |
1035 | ret = -ENOTTY; | |
1036 | } | |
1037 | ||
1038 | return ret; | |
1039 | } | |
1040 | ||
ec549a0f BD |
1041 | static struct fb_ops s3c_fb_ops = { |
1042 | .owner = THIS_MODULE, | |
1043 | .fb_check_var = s3c_fb_check_var, | |
1044 | .fb_set_par = s3c_fb_set_par, | |
1045 | .fb_blank = s3c_fb_blank, | |
1046 | .fb_setcolreg = s3c_fb_setcolreg, | |
1047 | .fb_fillrect = cfb_fillrect, | |
1048 | .fb_copyarea = cfb_copyarea, | |
1049 | .fb_imageblit = cfb_imageblit, | |
067b226b | 1050 | .fb_pan_display = s3c_fb_pan_display, |
efdc846d | 1051 | .fb_ioctl = s3c_fb_ioctl, |
ec549a0f BD |
1052 | }; |
1053 | ||
2bb567a3 MC |
1054 | /** |
1055 | * s3c_fb_missing_pixclock() - calculates pixel clock | |
1056 | * @mode: The video mode to change. | |
1057 | * | |
1058 | * Calculate the pixel clock when none has been given through platform data. | |
1059 | */ | |
2293d620 | 1060 | static void s3c_fb_missing_pixclock(struct fb_videomode *mode) |
2bb567a3 MC |
1061 | { |
1062 | u64 pixclk = 1000000000000ULL; | |
1063 | u32 div; | |
1064 | ||
1065 | div = mode->left_margin + mode->hsync_len + mode->right_margin + | |
1066 | mode->xres; | |
1067 | div *= mode->upper_margin + mode->vsync_len + mode->lower_margin + | |
1068 | mode->yres; | |
1069 | div *= mode->refresh ? : 60; | |
1070 | ||
1071 | do_div(pixclk, div); | |
1072 | ||
1073 | mode->pixclock = pixclk; | |
1074 | } | |
1075 | ||
ec549a0f BD |
1076 | /** |
1077 | * s3c_fb_alloc_memory() - allocate display memory for framebuffer window | |
1078 | * @sfb: The base resources for the hardware. | |
1079 | * @win: The window to initialise memory for. | |
1080 | * | |
1081 | * Allocate memory for the given framebuffer. | |
1082 | */ | |
48c68c4f | 1083 | static int s3c_fb_alloc_memory(struct s3c_fb *sfb, struct s3c_fb_win *win) |
ec549a0f BD |
1084 | { |
1085 | struct s3c_fb_pd_win *windata = win->windata; | |
1086 | unsigned int real_size, virt_size, size; | |
1087 | struct fb_info *fbi = win->fbinfo; | |
1088 | dma_addr_t map_dma; | |
1089 | ||
1090 | dev_dbg(sfb->dev, "allocating memory for display\n"); | |
1091 | ||
a4196feb | 1092 | real_size = windata->xres * windata->yres; |
ec549a0f BD |
1093 | virt_size = windata->virtual_x * windata->virtual_y; |
1094 | ||
1095 | dev_dbg(sfb->dev, "real_size=%u (%u.%u), virt_size=%u (%u.%u)\n", | |
a4196feb | 1096 | real_size, windata->xres, windata->yres, |
ec549a0f BD |
1097 | virt_size, windata->virtual_x, windata->virtual_y); |
1098 | ||
1099 | size = (real_size > virt_size) ? real_size : virt_size; | |
1100 | size *= (windata->max_bpp > 16) ? 32 : windata->max_bpp; | |
1101 | size /= 8; | |
1102 | ||
1103 | fbi->fix.smem_len = size; | |
1104 | size = PAGE_ALIGN(size); | |
1105 | ||
1106 | dev_dbg(sfb->dev, "want %u bytes for window\n", size); | |
1107 | ||
f6e45661 | 1108 | fbi->screen_base = dma_alloc_wc(sfb->dev, size, &map_dma, GFP_KERNEL); |
ec549a0f BD |
1109 | if (!fbi->screen_base) |
1110 | return -ENOMEM; | |
1111 | ||
1112 | dev_dbg(sfb->dev, "mapped %x to %p\n", | |
1113 | (unsigned int)map_dma, fbi->screen_base); | |
1114 | ||
1115 | memset(fbi->screen_base, 0x0, size); | |
1116 | fbi->fix.smem_start = map_dma; | |
1117 | ||
1118 | return 0; | |
1119 | } | |
1120 | ||
1121 | /** | |
1122 | * s3c_fb_free_memory() - free the display memory for the given window | |
1123 | * @sfb: The base resources for the hardware. | |
1124 | * @win: The window to free the display memory for. | |
1125 | * | |
1126 | * Free the display memory allocated by s3c_fb_alloc_memory(). | |
1127 | */ | |
1128 | static void s3c_fb_free_memory(struct s3c_fb *sfb, struct s3c_fb_win *win) | |
1129 | { | |
1130 | struct fb_info *fbi = win->fbinfo; | |
1131 | ||
cd7d7e02 | 1132 | if (fbi->screen_base) |
f6e45661 LR |
1133 | dma_free_wc(sfb->dev, PAGE_ALIGN(fbi->fix.smem_len), |
1134 | fbi->screen_base, fbi->fix.smem_start); | |
ec549a0f BD |
1135 | } |
1136 | ||
1137 | /** | |
1138 | * s3c_fb_release_win() - release resources for a framebuffer window. | |
1139 | * @win: The window to cleanup the resources for. | |
1140 | * | |
1141 | * Release the resources that where claimed for the hardware window, | |
1142 | * such as the framebuffer instance and any memory claimed for it. | |
1143 | */ | |
1144 | static void s3c_fb_release_win(struct s3c_fb *sfb, struct s3c_fb_win *win) | |
1145 | { | |
04ab9ef9 PO |
1146 | u32 data; |
1147 | ||
ddc518d9 | 1148 | if (win->fbinfo) { |
04ab9ef9 PO |
1149 | if (sfb->variant.has_shadowcon) { |
1150 | data = readl(sfb->regs + SHADOWCON); | |
1151 | data &= ~SHADOWCON_CHx_ENABLE(win->index); | |
1152 | data &= ~SHADOWCON_CHx_LOCAL_ENABLE(win->index); | |
1153 | writel(data, sfb->regs + SHADOWCON); | |
1154 | } | |
ddc518d9 | 1155 | unregister_framebuffer(win->fbinfo); |
cd7d7e02 PO |
1156 | if (win->fbinfo->cmap.len) |
1157 | fb_dealloc_cmap(&win->fbinfo->cmap); | |
ddc518d9 KH |
1158 | s3c_fb_free_memory(sfb, win); |
1159 | framebuffer_release(win->fbinfo); | |
1160 | } | |
ec549a0f BD |
1161 | } |
1162 | ||
1163 | /** | |
1164 | * s3c_fb_probe_win() - register an hardware window | |
1165 | * @sfb: The base resources for the hardware | |
50a5503a | 1166 | * @variant: The variant information for this window. |
ec549a0f BD |
1167 | * @res: Pointer to where to place the resultant window. |
1168 | * | |
1169 | * Allocate and do the basic initialisation for one of the hardware's graphics | |
1170 | * windows. | |
1171 | */ | |
48c68c4f GKH |
1172 | static int s3c_fb_probe_win(struct s3c_fb *sfb, unsigned int win_no, |
1173 | struct s3c_fb_win_variant *variant, | |
1174 | struct s3c_fb_win **res) | |
ec549a0f BD |
1175 | { |
1176 | struct fb_var_screeninfo *var; | |
a4196feb | 1177 | struct fb_videomode initmode; |
ec549a0f BD |
1178 | struct s3c_fb_pd_win *windata; |
1179 | struct s3c_fb_win *win; | |
1180 | struct fb_info *fbinfo; | |
1181 | int palette_size; | |
1182 | int ret; | |
1183 | ||
c4bb6ffa | 1184 | dev_dbg(sfb->dev, "probing window %d, variant %p\n", win_no, variant); |
ec549a0f | 1185 | |
efdc846d PO |
1186 | init_waitqueue_head(&sfb->vsync_info.wait); |
1187 | ||
50a5503a | 1188 | palette_size = variant->palette_sz * 4; |
ec549a0f BD |
1189 | |
1190 | fbinfo = framebuffer_alloc(sizeof(struct s3c_fb_win) + | |
1191 | palette_size * sizeof(u32), sfb->dev); | |
1192 | if (!fbinfo) { | |
1193 | dev_err(sfb->dev, "failed to allocate framebuffer\n"); | |
1194 | return -ENOENT; | |
1195 | } | |
1196 | ||
1197 | windata = sfb->pdata->win[win_no]; | |
a4196feb | 1198 | initmode = *sfb->pdata->vtiming; |
ec549a0f BD |
1199 | |
1200 | WARN_ON(windata->max_bpp == 0); | |
a4196feb TA |
1201 | WARN_ON(windata->xres == 0); |
1202 | WARN_ON(windata->yres == 0); | |
ec549a0f BD |
1203 | |
1204 | win = fbinfo->par; | |
cd7d7e02 | 1205 | *res = win; |
ec549a0f | 1206 | var = &fbinfo->var; |
50a5503a | 1207 | win->variant = *variant; |
ec549a0f BD |
1208 | win->fbinfo = fbinfo; |
1209 | win->parent = sfb; | |
1210 | win->windata = windata; | |
1211 | win->index = win_no; | |
1212 | win->palette_buffer = (u32 *)(win + 1); | |
1213 | ||
1214 | ret = s3c_fb_alloc_memory(sfb, win); | |
1215 | if (ret) { | |
1216 | dev_err(sfb->dev, "failed to allocate display memory\n"); | |
ddc518d9 | 1217 | return ret; |
ec549a0f BD |
1218 | } |
1219 | ||
1220 | /* setup the r/b/g positions for the window's palette */ | |
bc2da1b6 BD |
1221 | if (win->variant.palette_16bpp) { |
1222 | /* Set RGB 5:6:5 as default */ | |
1223 | win->palette.r.offset = 11; | |
1224 | win->palette.r.length = 5; | |
1225 | win->palette.g.offset = 5; | |
1226 | win->palette.g.length = 6; | |
1227 | win->palette.b.offset = 0; | |
1228 | win->palette.b.length = 5; | |
1229 | ||
1230 | } else { | |
1231 | /* Set 8bpp or 8bpp and 1bit alpha */ | |
1232 | win->palette.r.offset = 16; | |
1233 | win->palette.r.length = 8; | |
1234 | win->palette.g.offset = 8; | |
1235 | win->palette.g.length = 8; | |
1236 | win->palette.b.offset = 0; | |
1237 | win->palette.b.length = 8; | |
1238 | } | |
ec549a0f BD |
1239 | |
1240 | /* setup the initial video mode from the window */ | |
a4196feb TA |
1241 | initmode.xres = windata->xres; |
1242 | initmode.yres = windata->yres; | |
1243 | fb_videomode_to_var(&fbinfo->var, &initmode); | |
ec549a0f BD |
1244 | |
1245 | fbinfo->fix.type = FB_TYPE_PACKED_PIXELS; | |
1246 | fbinfo->fix.accel = FB_ACCEL_NONE; | |
1247 | fbinfo->var.activate = FB_ACTIVATE_NOW; | |
1248 | fbinfo->var.vmode = FB_VMODE_NONINTERLACED; | |
1249 | fbinfo->var.bits_per_pixel = windata->default_bpp; | |
1250 | fbinfo->fbops = &s3c_fb_ops; | |
1251 | fbinfo->flags = FBINFO_FLAG_DEFAULT; | |
1252 | fbinfo->pseudo_palette = &win->pseudo_palette; | |
1253 | ||
1254 | /* prepare to actually start the framebuffer */ | |
1255 | ||
1256 | ret = s3c_fb_check_var(&fbinfo->var, fbinfo); | |
1257 | if (ret < 0) { | |
1258 | dev_err(sfb->dev, "check_var failed on initial video params\n"); | |
ddc518d9 | 1259 | return ret; |
ec549a0f BD |
1260 | } |
1261 | ||
1262 | /* create initial colour map */ | |
1263 | ||
50a5503a | 1264 | ret = fb_alloc_cmap(&fbinfo->cmap, win->variant.palette_sz, 1); |
ec549a0f BD |
1265 | if (ret == 0) |
1266 | fb_set_cmap(&fbinfo->cmap, fbinfo); | |
1267 | else | |
1268 | dev_err(sfb->dev, "failed to allocate fb cmap\n"); | |
1269 | ||
1270 | s3c_fb_set_par(fbinfo); | |
1271 | ||
1272 | dev_dbg(sfb->dev, "about to register framebuffer\n"); | |
1273 | ||
1274 | /* run the check_var and set_par on our configuration. */ | |
1275 | ||
1276 | ret = register_framebuffer(fbinfo); | |
1277 | if (ret < 0) { | |
1278 | dev_err(sfb->dev, "failed to register framebuffer\n"); | |
ddc518d9 | 1279 | return ret; |
ec549a0f BD |
1280 | } |
1281 | ||
ec549a0f BD |
1282 | dev_info(sfb->dev, "window %d: fb %s\n", win_no, fbinfo->fix.id); |
1283 | ||
1284 | return 0; | |
ec549a0f BD |
1285 | } |
1286 | ||
a4196feb TA |
1287 | /** |
1288 | * s3c_fb_set_rgb_timing() - set video timing for rgb interface. | |
1289 | * @sfb: The base resources for the hardware. | |
1290 | * | |
1291 | * Set horizontal and vertical lcd rgb interface timing. | |
1292 | */ | |
1293 | static void s3c_fb_set_rgb_timing(struct s3c_fb *sfb) | |
1294 | { | |
1295 | struct fb_videomode *vmode = sfb->pdata->vtiming; | |
1296 | void __iomem *regs = sfb->regs; | |
1297 | int clkdiv; | |
1298 | u32 data; | |
1299 | ||
1300 | if (!vmode->pixclock) | |
1301 | s3c_fb_missing_pixclock(vmode); | |
1302 | ||
1303 | clkdiv = s3c_fb_calc_pixclk(sfb, vmode->pixclock); | |
1304 | ||
1305 | data = sfb->pdata->vidcon0; | |
1306 | data &= ~(VIDCON0_CLKVAL_F_MASK | VIDCON0_CLKDIR); | |
1307 | ||
1308 | if (clkdiv > 1) | |
1309 | data |= VIDCON0_CLKVAL_F(clkdiv-1) | VIDCON0_CLKDIR; | |
1310 | else | |
1311 | data &= ~VIDCON0_CLKDIR; /* 1:1 clock */ | |
1312 | ||
1313 | if (sfb->variant.is_2443) | |
1314 | data |= (1 << 5); | |
1315 | writel(data, regs + VIDCON0); | |
1316 | ||
1317 | data = VIDTCON0_VBPD(vmode->upper_margin - 1) | | |
1318 | VIDTCON0_VFPD(vmode->lower_margin - 1) | | |
1319 | VIDTCON0_VSPW(vmode->vsync_len - 1); | |
1320 | writel(data, regs + sfb->variant.vidtcon); | |
1321 | ||
1322 | data = VIDTCON1_HBPD(vmode->left_margin - 1) | | |
1323 | VIDTCON1_HFPD(vmode->right_margin - 1) | | |
1324 | VIDTCON1_HSPW(vmode->hsync_len - 1); | |
1325 | writel(data, regs + sfb->variant.vidtcon + 4); | |
1326 | ||
1327 | data = VIDTCON2_LINEVAL(vmode->yres - 1) | | |
1328 | VIDTCON2_HOZVAL(vmode->xres - 1) | | |
1329 | VIDTCON2_LINEVAL_E(vmode->yres - 1) | | |
1330 | VIDTCON2_HOZVAL_E(vmode->xres - 1); | |
1331 | writel(data, regs + sfb->variant.vidtcon + 8); | |
1332 | } | |
1333 | ||
ec549a0f BD |
1334 | /** |
1335 | * s3c_fb_clear_win() - clear hardware window registers. | |
1336 | * @sfb: The base resources for the hardware. | |
1337 | * @win: The window to process. | |
1338 | * | |
1339 | * Reset the specific window registers to a known state. | |
1340 | */ | |
1341 | static void s3c_fb_clear_win(struct s3c_fb *sfb, int win) | |
1342 | { | |
1343 | void __iomem *regs = sfb->regs; | |
a8bdabca | 1344 | u32 reg; |
ec549a0f | 1345 | |
c4bb6ffa BD |
1346 | writel(0, regs + sfb->variant.wincon + (win * 4)); |
1347 | writel(0, regs + VIDOSD_A(win, sfb->variant)); | |
1348 | writel(0, regs + VIDOSD_B(win, sfb->variant)); | |
1349 | writel(0, regs + VIDOSD_C(win, sfb->variant)); | |
ecd57ae2 JH |
1350 | |
1351 | if (sfb->variant.has_shadowcon) { | |
1352 | reg = readl(sfb->regs + SHADOWCON); | |
1353 | reg &= ~(SHADOWCON_WINx_PROTECT(win) | | |
1354 | SHADOWCON_CHx_ENABLE(win) | | |
1355 | SHADOWCON_CHx_LOCAL_ENABLE(win)); | |
1356 | writel(reg, sfb->regs + SHADOWCON); | |
1357 | } | |
ec549a0f BD |
1358 | } |
1359 | ||
48c68c4f | 1360 | static int s3c_fb_probe(struct platform_device *pdev) |
ec549a0f | 1361 | { |
b73a21fc | 1362 | const struct platform_device_id *platid; |
50a5503a | 1363 | struct s3c_fb_driverdata *fbdrv; |
ec549a0f BD |
1364 | struct device *dev = &pdev->dev; |
1365 | struct s3c_fb_platdata *pd; | |
1366 | struct s3c_fb *sfb; | |
1367 | struct resource *res; | |
1368 | int win; | |
1369 | int ret = 0; | |
d8b97db4 | 1370 | u32 reg; |
ec549a0f | 1371 | |
b73a21fc JH |
1372 | platid = platform_get_device_id(pdev); |
1373 | fbdrv = (struct s3c_fb_driverdata *)platid->driver_data; | |
50a5503a BD |
1374 | |
1375 | if (fbdrv->variant.nr_windows > S3C_FB_MAX_WIN) { | |
1376 | dev_err(dev, "too many windows, cannot attach\n"); | |
1377 | return -EINVAL; | |
1378 | } | |
1379 | ||
8b4c7e5d | 1380 | pd = dev_get_platdata(&pdev->dev); |
ec549a0f BD |
1381 | if (!pd) { |
1382 | dev_err(dev, "no platform data specified\n"); | |
1383 | return -EINVAL; | |
1384 | } | |
1385 | ||
857a8df9 | 1386 | sfb = devm_kzalloc(dev, sizeof(struct s3c_fb), GFP_KERNEL); |
ec549a0f BD |
1387 | if (!sfb) { |
1388 | dev_err(dev, "no memory for framebuffers\n"); | |
1389 | return -ENOMEM; | |
1390 | } | |
1391 | ||
c4bb6ffa BD |
1392 | dev_dbg(dev, "allocate new framebuffer %p\n", sfb); |
1393 | ||
ec549a0f BD |
1394 | sfb->dev = dev; |
1395 | sfb->pdata = pd; | |
50a5503a | 1396 | sfb->variant = fbdrv->variant; |
ec549a0f | 1397 | |
b07f3bbe JH |
1398 | spin_lock_init(&sfb->slock); |
1399 | ||
77621349 | 1400 | sfb->bus_clk = devm_clk_get(dev, "lcd"); |
ec549a0f BD |
1401 | if (IS_ERR(sfb->bus_clk)) { |
1402 | dev_err(dev, "failed to get bus clock\n"); | |
77621349 | 1403 | return PTR_ERR(sfb->bus_clk); |
ec549a0f BD |
1404 | } |
1405 | ||
5ce24978 | 1406 | clk_prepare_enable(sfb->bus_clk); |
ec549a0f | 1407 | |
b5480ed7 | 1408 | if (!sfb->variant.has_clksel) { |
77621349 | 1409 | sfb->lcd_clk = devm_clk_get(dev, "sclk_fimd"); |
b5480ed7 JH |
1410 | if (IS_ERR(sfb->lcd_clk)) { |
1411 | dev_err(dev, "failed to get lcd clock\n"); | |
1412 | ret = PTR_ERR(sfb->lcd_clk); | |
1413 | goto err_bus_clk; | |
1414 | } | |
1415 | ||
5ce24978 | 1416 | clk_prepare_enable(sfb->lcd_clk); |
b5480ed7 JH |
1417 | } |
1418 | ||
4959212c JH |
1419 | pm_runtime_enable(sfb->dev); |
1420 | ||
ec549a0f | 1421 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
bc3bad16 TR |
1422 | sfb->regs = devm_ioremap_resource(dev, res); |
1423 | if (IS_ERR(sfb->regs)) { | |
1424 | ret = PTR_ERR(sfb->regs); | |
857a8df9 | 1425 | goto err_lcd_clk; |
ec549a0f BD |
1426 | } |
1427 | ||
efdc846d PO |
1428 | res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); |
1429 | if (!res) { | |
1430 | dev_err(dev, "failed to acquire irq resource\n"); | |
1431 | ret = -ENOENT; | |
857a8df9 | 1432 | goto err_lcd_clk; |
efdc846d PO |
1433 | } |
1434 | sfb->irq_no = res->start; | |
327e2768 | 1435 | ret = devm_request_irq(dev, sfb->irq_no, s3c_fb_irq, |
efdc846d PO |
1436 | 0, "s3c_fb", sfb); |
1437 | if (ret) { | |
1438 | dev_err(dev, "irq request failed\n"); | |
857a8df9 | 1439 | goto err_lcd_clk; |
efdc846d PO |
1440 | } |
1441 | ||
ec549a0f BD |
1442 | dev_dbg(dev, "got resources (regs %p), probing windows\n", sfb->regs); |
1443 | ||
4959212c JH |
1444 | platform_set_drvdata(pdev, sfb); |
1445 | pm_runtime_get_sync(sfb->dev); | |
1446 | ||
ec549a0f BD |
1447 | /* setup gpio and output polarity controls */ |
1448 | ||
1449 | pd->setup_gpio(); | |
1450 | ||
1451 | writel(pd->vidcon1, sfb->regs + VIDCON1); | |
1452 | ||
d8b97db4 JH |
1453 | /* set video clock running at under-run */ |
1454 | if (sfb->variant.has_fixvclk) { | |
1455 | reg = readl(sfb->regs + VIDCON1); | |
1456 | reg &= ~VIDCON1_VCLK_MASK; | |
1457 | reg |= VIDCON1_VCLK_RUN; | |
1458 | writel(reg, sfb->regs + VIDCON1); | |
1459 | } | |
1460 | ||
ec549a0f BD |
1461 | /* zero all windows before we do anything */ |
1462 | ||
50a5503a | 1463 | for (win = 0; win < fbdrv->variant.nr_windows; win++) |
ec549a0f BD |
1464 | s3c_fb_clear_win(sfb, win); |
1465 | ||
94947037 | 1466 | /* initialise colour key controls */ |
50a5503a | 1467 | for (win = 0; win < (fbdrv->variant.nr_windows - 1); win++) { |
c4bb6ffa BD |
1468 | void __iomem *regs = sfb->regs + sfb->variant.keycon; |
1469 | ||
1470 | regs += (win * 8); | |
1471 | writel(0xffffff, regs + WKEYCON0); | |
1472 | writel(0xffffff, regs + WKEYCON1); | |
94947037 BD |
1473 | } |
1474 | ||
a4196feb TA |
1475 | s3c_fb_set_rgb_timing(sfb); |
1476 | ||
ec549a0f BD |
1477 | /* we have the register setup, start allocating framebuffers */ |
1478 | ||
50a5503a | 1479 | for (win = 0; win < fbdrv->variant.nr_windows; win++) { |
ec549a0f BD |
1480 | if (!pd->win[win]) |
1481 | continue; | |
1482 | ||
50a5503a BD |
1483 | ret = s3c_fb_probe_win(sfb, win, fbdrv->win[win], |
1484 | &sfb->windows[win]); | |
ec549a0f BD |
1485 | if (ret < 0) { |
1486 | dev_err(dev, "failed to create window %d\n", win); | |
1487 | for (; win >= 0; win--) | |
1488 | s3c_fb_release_win(sfb, sfb->windows[win]); | |
3500b0be | 1489 | goto err_pm_runtime; |
ec549a0f BD |
1490 | } |
1491 | } | |
1492 | ||
1493 | platform_set_drvdata(pdev, sfb); | |
fe05f8b1 | 1494 | pm_runtime_put_sync(sfb->dev); |
ec549a0f BD |
1495 | |
1496 | return 0; | |
1497 | ||
3500b0be MB |
1498 | err_pm_runtime: |
1499 | pm_runtime_put_sync(sfb->dev); | |
efdc846d | 1500 | |
b5480ed7 | 1501 | err_lcd_clk: |
3500b0be MB |
1502 | pm_runtime_disable(sfb->dev); |
1503 | ||
77621349 | 1504 | if (!sfb->variant.has_clksel) |
5ce24978 | 1505 | clk_disable_unprepare(sfb->lcd_clk); |
b5480ed7 JH |
1506 | |
1507 | err_bus_clk: | |
5ce24978 | 1508 | clk_disable_unprepare(sfb->bus_clk); |
ec549a0f | 1509 | |
ec549a0f BD |
1510 | return ret; |
1511 | } | |
1512 | ||
1513 | /** | |
1514 | * s3c_fb_remove() - Cleanup on module finalisation | |
1515 | * @pdev: The platform device we are bound to. | |
1516 | * | |
1517 | * Shutdown and then release all the resources that the driver allocated | |
1518 | * on initialisation. | |
1519 | */ | |
48c68c4f | 1520 | static int s3c_fb_remove(struct platform_device *pdev) |
ec549a0f BD |
1521 | { |
1522 | struct s3c_fb *sfb = platform_get_drvdata(pdev); | |
1523 | int win; | |
1524 | ||
fe05f8b1 MB |
1525 | pm_runtime_get_sync(sfb->dev); |
1526 | ||
c42b110c | 1527 | for (win = 0; win < S3C_FB_MAX_WIN; win++) |
17663e59 MS |
1528 | if (sfb->windows[win]) |
1529 | s3c_fb_release_win(sfb, sfb->windows[win]); | |
ec549a0f | 1530 | |
77621349 | 1531 | if (!sfb->variant.has_clksel) |
5ce24978 | 1532 | clk_disable_unprepare(sfb->lcd_clk); |
b5480ed7 | 1533 | |
5ce24978 | 1534 | clk_disable_unprepare(sfb->bus_clk); |
ec549a0f | 1535 | |
4959212c JH |
1536 | pm_runtime_put_sync(sfb->dev); |
1537 | pm_runtime_disable(sfb->dev); | |
1538 | ||
ec549a0f BD |
1539 | return 0; |
1540 | } | |
1541 | ||
f4f51473 | 1542 | #ifdef CONFIG_PM_SLEEP |
4959212c JH |
1543 | static int s3c_fb_suspend(struct device *dev) |
1544 | { | |
bab8b563 | 1545 | struct s3c_fb *sfb = dev_get_drvdata(dev); |
4959212c JH |
1546 | struct s3c_fb_win *win; |
1547 | int win_no; | |
1548 | ||
4e0dd49d JH |
1549 | pm_runtime_get_sync(sfb->dev); |
1550 | ||
4959212c JH |
1551 | for (win_no = S3C_FB_MAX_WIN - 1; win_no >= 0; win_no--) { |
1552 | win = sfb->windows[win_no]; | |
1553 | if (!win) | |
1554 | continue; | |
1555 | ||
1556 | /* use the blank function to push into power-down */ | |
1557 | s3c_fb_blank(FB_BLANK_POWERDOWN, win->fbinfo); | |
1558 | } | |
1559 | ||
b5480ed7 | 1560 | if (!sfb->variant.has_clksel) |
5ce24978 | 1561 | clk_disable_unprepare(sfb->lcd_clk); |
b5480ed7 | 1562 | |
5ce24978 | 1563 | clk_disable_unprepare(sfb->bus_clk); |
4e0dd49d JH |
1564 | |
1565 | pm_runtime_put_sync(sfb->dev); | |
1566 | ||
4959212c JH |
1567 | return 0; |
1568 | } | |
1569 | ||
1570 | static int s3c_fb_resume(struct device *dev) | |
1571 | { | |
bab8b563 | 1572 | struct s3c_fb *sfb = dev_get_drvdata(dev); |
4959212c JH |
1573 | struct s3c_fb_platdata *pd = sfb->pdata; |
1574 | struct s3c_fb_win *win; | |
1575 | int win_no; | |
d8b97db4 | 1576 | u32 reg; |
4959212c | 1577 | |
4e0dd49d JH |
1578 | pm_runtime_get_sync(sfb->dev); |
1579 | ||
5ce24978 | 1580 | clk_prepare_enable(sfb->bus_clk); |
4959212c | 1581 | |
b5480ed7 | 1582 | if (!sfb->variant.has_clksel) |
5ce24978 | 1583 | clk_prepare_enable(sfb->lcd_clk); |
b5480ed7 | 1584 | |
6aa96811 JH |
1585 | /* setup gpio and output polarity controls */ |
1586 | pd->setup_gpio(); | |
4959212c JH |
1587 | writel(pd->vidcon1, sfb->regs + VIDCON1); |
1588 | ||
d8b97db4 JH |
1589 | /* set video clock running at under-run */ |
1590 | if (sfb->variant.has_fixvclk) { | |
1591 | reg = readl(sfb->regs + VIDCON1); | |
1592 | reg &= ~VIDCON1_VCLK_MASK; | |
1593 | reg |= VIDCON1_VCLK_RUN; | |
1594 | writel(reg, sfb->regs + VIDCON1); | |
1595 | } | |
1596 | ||
4959212c JH |
1597 | /* zero all windows before we do anything */ |
1598 | for (win_no = 0; win_no < sfb->variant.nr_windows; win_no++) | |
1599 | s3c_fb_clear_win(sfb, win_no); | |
1600 | ||
1601 | for (win_no = 0; win_no < sfb->variant.nr_windows - 1; win_no++) { | |
1602 | void __iomem *regs = sfb->regs + sfb->variant.keycon; | |
ff8c9107 JH |
1603 | win = sfb->windows[win_no]; |
1604 | if (!win) | |
1605 | continue; | |
4959212c | 1606 | |
ff8c9107 | 1607 | shadow_protect_win(win, 1); |
4959212c JH |
1608 | regs += (win_no * 8); |
1609 | writel(0xffffff, regs + WKEYCON0); | |
1610 | writel(0xffffff, regs + WKEYCON1); | |
ff8c9107 | 1611 | shadow_protect_win(win, 0); |
4959212c JH |
1612 | } |
1613 | ||
a4196feb TA |
1614 | s3c_fb_set_rgb_timing(sfb); |
1615 | ||
4959212c JH |
1616 | /* restore framebuffers */ |
1617 | for (win_no = 0; win_no < S3C_FB_MAX_WIN; win_no++) { | |
1618 | win = sfb->windows[win_no]; | |
1619 | if (!win) | |
1620 | continue; | |
1621 | ||
bab8b563 | 1622 | dev_dbg(dev, "resuming window %d\n", win_no); |
4959212c JH |
1623 | s3c_fb_set_par(win->fbinfo); |
1624 | } | |
1625 | ||
4e0dd49d JH |
1626 | pm_runtime_put_sync(sfb->dev); |
1627 | ||
4959212c JH |
1628 | return 0; |
1629 | } | |
ec549a0f BD |
1630 | #endif |
1631 | ||
739808c9 | 1632 | #ifdef CONFIG_PM |
f4f51473 MB |
1633 | static int s3c_fb_runtime_suspend(struct device *dev) |
1634 | { | |
bab8b563 | 1635 | struct s3c_fb *sfb = dev_get_drvdata(dev); |
f4f51473 MB |
1636 | |
1637 | if (!sfb->variant.has_clksel) | |
5ce24978 | 1638 | clk_disable_unprepare(sfb->lcd_clk); |
f4f51473 | 1639 | |
5ce24978 | 1640 | clk_disable_unprepare(sfb->bus_clk); |
f4f51473 MB |
1641 | |
1642 | return 0; | |
1643 | } | |
1644 | ||
1645 | static int s3c_fb_runtime_resume(struct device *dev) | |
1646 | { | |
bab8b563 | 1647 | struct s3c_fb *sfb = dev_get_drvdata(dev); |
f4f51473 MB |
1648 | struct s3c_fb_platdata *pd = sfb->pdata; |
1649 | ||
5ce24978 | 1650 | clk_prepare_enable(sfb->bus_clk); |
f4f51473 MB |
1651 | |
1652 | if (!sfb->variant.has_clksel) | |
5ce24978 | 1653 | clk_prepare_enable(sfb->lcd_clk); |
f4f51473 MB |
1654 | |
1655 | /* setup gpio and output polarity controls */ | |
1656 | pd->setup_gpio(); | |
1657 | writel(pd->vidcon1, sfb->regs + VIDCON1); | |
1658 | ||
1659 | return 0; | |
1660 | } | |
1661 | #endif | |
50a5503a BD |
1662 | |
1663 | #define VALID_BPP124 (VALID_BPP(1) | VALID_BPP(2) | VALID_BPP(4)) | |
1664 | #define VALID_BPP1248 (VALID_BPP124 | VALID_BPP(8)) | |
1665 | ||
8cfdcb23 | 1666 | static struct s3c_fb_win_variant s3c_fb_data_64xx_wins[] = { |
50a5503a BD |
1667 | [0] = { |
1668 | .has_osd_c = 1, | |
f676ec2a | 1669 | .osd_size_off = 0x8, |
50a5503a | 1670 | .palette_sz = 256, |
cd74ebaf JH |
1671 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(16) | |
1672 | VALID_BPP(18) | VALID_BPP(24)), | |
50a5503a BD |
1673 | }, |
1674 | [1] = { | |
1675 | .has_osd_c = 1, | |
1676 | .has_osd_d = 1, | |
c9d503e9 | 1677 | .osd_size_off = 0xc, |
f676ec2a | 1678 | .has_osd_alpha = 1, |
50a5503a BD |
1679 | .palette_sz = 256, |
1680 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(16) | | |
1681 | VALID_BPP(18) | VALID_BPP(19) | | |
cd74ebaf JH |
1682 | VALID_BPP(24) | VALID_BPP(25) | |
1683 | VALID_BPP(28)), | |
50a5503a BD |
1684 | }, |
1685 | [2] = { | |
1686 | .has_osd_c = 1, | |
1687 | .has_osd_d = 1, | |
c9d503e9 | 1688 | .osd_size_off = 0xc, |
f676ec2a | 1689 | .has_osd_alpha = 1, |
50a5503a BD |
1690 | .palette_sz = 16, |
1691 | .palette_16bpp = 1, | |
1692 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(16) | | |
1693 | VALID_BPP(18) | VALID_BPP(19) | | |
cd74ebaf JH |
1694 | VALID_BPP(24) | VALID_BPP(25) | |
1695 | VALID_BPP(28)), | |
50a5503a BD |
1696 | }, |
1697 | [3] = { | |
1698 | .has_osd_c = 1, | |
f676ec2a | 1699 | .has_osd_alpha = 1, |
50a5503a BD |
1700 | .palette_sz = 16, |
1701 | .palette_16bpp = 1, | |
1702 | .valid_bpp = (VALID_BPP124 | VALID_BPP(16) | | |
1703 | VALID_BPP(18) | VALID_BPP(19) | | |
cd74ebaf JH |
1704 | VALID_BPP(24) | VALID_BPP(25) | |
1705 | VALID_BPP(28)), | |
50a5503a BD |
1706 | }, |
1707 | [4] = { | |
1708 | .has_osd_c = 1, | |
f676ec2a | 1709 | .has_osd_alpha = 1, |
50a5503a BD |
1710 | .palette_sz = 4, |
1711 | .palette_16bpp = 1, | |
1712 | .valid_bpp = (VALID_BPP(1) | VALID_BPP(2) | | |
1713 | VALID_BPP(16) | VALID_BPP(18) | | |
cd74ebaf JH |
1714 | VALID_BPP(19) | VALID_BPP(24) | |
1715 | VALID_BPP(25) | VALID_BPP(28)), | |
50a5503a BD |
1716 | }, |
1717 | }; | |
1718 | ||
af4a835b JH |
1719 | static struct s3c_fb_win_variant s3c_fb_data_s5p_wins[] = { |
1720 | [0] = { | |
1721 | .has_osd_c = 1, | |
1722 | .osd_size_off = 0x8, | |
1723 | .palette_sz = 256, | |
1724 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(13) | | |
1725 | VALID_BPP(15) | VALID_BPP(16) | | |
1726 | VALID_BPP(18) | VALID_BPP(19) | | |
1727 | VALID_BPP(24) | VALID_BPP(25) | | |
1728 | VALID_BPP(32)), | |
1729 | }, | |
1730 | [1] = { | |
1731 | .has_osd_c = 1, | |
1732 | .has_osd_d = 1, | |
1733 | .osd_size_off = 0xc, | |
1734 | .has_osd_alpha = 1, | |
1735 | .palette_sz = 256, | |
1736 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(13) | | |
1737 | VALID_BPP(15) | VALID_BPP(16) | | |
1738 | VALID_BPP(18) | VALID_BPP(19) | | |
1739 | VALID_BPP(24) | VALID_BPP(25) | | |
1740 | VALID_BPP(32)), | |
1741 | }, | |
1742 | [2] = { | |
1743 | .has_osd_c = 1, | |
1744 | .has_osd_d = 1, | |
1745 | .osd_size_off = 0xc, | |
1746 | .has_osd_alpha = 1, | |
1747 | .palette_sz = 256, | |
1748 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(13) | | |
1749 | VALID_BPP(15) | VALID_BPP(16) | | |
1750 | VALID_BPP(18) | VALID_BPP(19) | | |
1751 | VALID_BPP(24) | VALID_BPP(25) | | |
1752 | VALID_BPP(32)), | |
1753 | }, | |
1754 | [3] = { | |
1755 | .has_osd_c = 1, | |
1756 | .has_osd_alpha = 1, | |
1757 | .palette_sz = 256, | |
1758 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(13) | | |
1759 | VALID_BPP(15) | VALID_BPP(16) | | |
1760 | VALID_BPP(18) | VALID_BPP(19) | | |
1761 | VALID_BPP(24) | VALID_BPP(25) | | |
1762 | VALID_BPP(32)), | |
1763 | }, | |
1764 | [4] = { | |
1765 | .has_osd_c = 1, | |
1766 | .has_osd_alpha = 1, | |
1767 | .palette_sz = 256, | |
1768 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(13) | | |
1769 | VALID_BPP(15) | VALID_BPP(16) | | |
1770 | VALID_BPP(18) | VALID_BPP(19) | | |
1771 | VALID_BPP(24) | VALID_BPP(25) | | |
1772 | VALID_BPP(32)), | |
1773 | }, | |
1774 | }; | |
1775 | ||
8cfdcb23 | 1776 | static struct s3c_fb_driverdata s3c_fb_data_64xx = { |
50a5503a BD |
1777 | .variant = { |
1778 | .nr_windows = 5, | |
c4bb6ffa BD |
1779 | .vidtcon = VIDTCON0, |
1780 | .wincon = WINCON(0), | |
1781 | .winmap = WINxMAP(0), | |
1782 | .keycon = WKEYCON, | |
1783 | .osd = VIDOSD_BASE, | |
1784 | .osd_stride = 16, | |
1785 | .buf_start = VIDW_BUF_START(0), | |
1786 | .buf_size = VIDW_BUF_SIZE(0), | |
1787 | .buf_end = VIDW_BUF_END(0), | |
50a5503a BD |
1788 | |
1789 | .palette = { | |
1790 | [0] = 0x400, | |
1791 | [1] = 0x800, | |
1792 | [2] = 0x300, | |
1793 | [3] = 0x320, | |
1794 | [4] = 0x340, | |
1795 | }, | |
067b226b PO |
1796 | |
1797 | .has_prtcon = 1, | |
b5480ed7 | 1798 | .has_clksel = 1, |
50a5503a BD |
1799 | }, |
1800 | .win[0] = &s3c_fb_data_64xx_wins[0], | |
1801 | .win[1] = &s3c_fb_data_64xx_wins[1], | |
1802 | .win[2] = &s3c_fb_data_64xx_wins[2], | |
1803 | .win[3] = &s3c_fb_data_64xx_wins[3], | |
1804 | .win[4] = &s3c_fb_data_64xx_wins[4], | |
1805 | }; | |
1806 | ||
8cfdcb23 | 1807 | static struct s3c_fb_driverdata s3c_fb_data_s5pv210 = { |
b5480ed7 JH |
1808 | .variant = { |
1809 | .nr_windows = 5, | |
1810 | .vidtcon = VIDTCON0, | |
1811 | .wincon = WINCON(0), | |
1812 | .winmap = WINxMAP(0), | |
1813 | .keycon = WKEYCON, | |
1814 | .osd = VIDOSD_BASE, | |
1815 | .osd_stride = 16, | |
1816 | .buf_start = VIDW_BUF_START(0), | |
1817 | .buf_size = VIDW_BUF_SIZE(0), | |
1818 | .buf_end = VIDW_BUF_END(0), | |
1819 | ||
1820 | .palette = { | |
1821 | [0] = 0x2400, | |
1822 | [1] = 0x2800, | |
1823 | [2] = 0x2c00, | |
1824 | [3] = 0x3000, | |
1825 | [4] = 0x3400, | |
1826 | }, | |
1827 | ||
1828 | .has_shadowcon = 1, | |
f7f31e50 | 1829 | .has_blendcon = 1, |
b5480ed7 | 1830 | .has_clksel = 1, |
d8b97db4 | 1831 | .has_fixvclk = 1, |
b5480ed7 JH |
1832 | }, |
1833 | .win[0] = &s3c_fb_data_s5p_wins[0], | |
1834 | .win[1] = &s3c_fb_data_s5p_wins[1], | |
1835 | .win[2] = &s3c_fb_data_s5p_wins[2], | |
1836 | .win[3] = &s3c_fb_data_s5p_wins[3], | |
1837 | .win[4] = &s3c_fb_data_s5p_wins[4], | |
1838 | }; | |
1839 | ||
1840 | static struct s3c_fb_driverdata s3c_fb_data_exynos4 = { | |
50a5503a BD |
1841 | .variant = { |
1842 | .nr_windows = 5, | |
c4bb6ffa BD |
1843 | .vidtcon = VIDTCON0, |
1844 | .wincon = WINCON(0), | |
1845 | .winmap = WINxMAP(0), | |
1846 | .keycon = WKEYCON, | |
1847 | .osd = VIDOSD_BASE, | |
1848 | .osd_stride = 16, | |
1849 | .buf_start = VIDW_BUF_START(0), | |
1850 | .buf_size = VIDW_BUF_SIZE(0), | |
1851 | .buf_end = VIDW_BUF_END(0), | |
50a5503a BD |
1852 | |
1853 | .palette = { | |
1854 | [0] = 0x2400, | |
1855 | [1] = 0x2800, | |
1856 | [2] = 0x2c00, | |
1857 | [3] = 0x3000, | |
1858 | [4] = 0x3400, | |
1859 | }, | |
f5ec546f PO |
1860 | |
1861 | .has_shadowcon = 1, | |
f7f31e50 | 1862 | .has_blendcon = 1, |
d8b97db4 | 1863 | .has_fixvclk = 1, |
50a5503a | 1864 | }, |
af4a835b JH |
1865 | .win[0] = &s3c_fb_data_s5p_wins[0], |
1866 | .win[1] = &s3c_fb_data_s5p_wins[1], | |
1867 | .win[2] = &s3c_fb_data_s5p_wins[2], | |
1868 | .win[3] = &s3c_fb_data_s5p_wins[3], | |
1869 | .win[4] = &s3c_fb_data_s5p_wins[4], | |
50a5503a BD |
1870 | }; |
1871 | ||
5c44778e JH |
1872 | static struct s3c_fb_driverdata s3c_fb_data_exynos5 = { |
1873 | .variant = { | |
1874 | .nr_windows = 5, | |
0b466568 | 1875 | .vidtcon = FIMD_V8_VIDTCON0, |
5c44778e JH |
1876 | .wincon = WINCON(0), |
1877 | .winmap = WINxMAP(0), | |
1878 | .keycon = WKEYCON, | |
1879 | .osd = VIDOSD_BASE, | |
1880 | .osd_stride = 16, | |
1881 | .buf_start = VIDW_BUF_START(0), | |
1882 | .buf_size = VIDW_BUF_SIZE(0), | |
1883 | .buf_end = VIDW_BUF_END(0), | |
1884 | ||
1885 | .palette = { | |
1886 | [0] = 0x2400, | |
1887 | [1] = 0x2800, | |
1888 | [2] = 0x2c00, | |
1889 | [3] = 0x3000, | |
1890 | [4] = 0x3400, | |
1891 | }, | |
1892 | .has_shadowcon = 1, | |
1893 | .has_blendcon = 1, | |
1894 | .has_fixvclk = 1, | |
1895 | }, | |
1896 | .win[0] = &s3c_fb_data_s5p_wins[0], | |
1897 | .win[1] = &s3c_fb_data_s5p_wins[1], | |
1898 | .win[2] = &s3c_fb_data_s5p_wins[2], | |
1899 | .win[3] = &s3c_fb_data_s5p_wins[3], | |
1900 | .win[4] = &s3c_fb_data_s5p_wins[4], | |
1901 | }; | |
1902 | ||
c4bb6ffa | 1903 | /* S3C2443/S3C2416 style hardware */ |
8cfdcb23 | 1904 | static struct s3c_fb_driverdata s3c_fb_data_s3c2443 = { |
c4bb6ffa BD |
1905 | .variant = { |
1906 | .nr_windows = 2, | |
1907 | .is_2443 = 1, | |
1908 | ||
1909 | .vidtcon = 0x08, | |
1910 | .wincon = 0x14, | |
1911 | .winmap = 0xd0, | |
1912 | .keycon = 0xb0, | |
1913 | .osd = 0x28, | |
1914 | .osd_stride = 12, | |
1915 | .buf_start = 0x64, | |
1916 | .buf_size = 0x94, | |
1917 | .buf_end = 0x7c, | |
1918 | ||
1919 | .palette = { | |
1920 | [0] = 0x400, | |
1921 | [1] = 0x800, | |
1922 | }, | |
b5480ed7 | 1923 | .has_clksel = 1, |
c4bb6ffa BD |
1924 | }, |
1925 | .win[0] = &(struct s3c_fb_win_variant) { | |
1926 | .palette_sz = 256, | |
1927 | .valid_bpp = VALID_BPP1248 | VALID_BPP(16) | VALID_BPP(24), | |
1928 | }, | |
1929 | .win[1] = &(struct s3c_fb_win_variant) { | |
1930 | .has_osd_c = 1, | |
f676ec2a | 1931 | .has_osd_alpha = 1, |
c4bb6ffa BD |
1932 | .palette_sz = 256, |
1933 | .valid_bpp = (VALID_BPP1248 | VALID_BPP(16) | | |
1934 | VALID_BPP(18) | VALID_BPP(19) | | |
1935 | VALID_BPP(24) | VALID_BPP(25) | | |
1936 | VALID_BPP(28)), | |
1937 | }, | |
1938 | }; | |
1939 | ||
b06ece93 | 1940 | static const struct platform_device_id s3c_fb_driver_ids[] = { |
50a5503a BD |
1941 | { |
1942 | .name = "s3c-fb", | |
1943 | .driver_data = (unsigned long)&s3c_fb_data_64xx, | |
4e591ac6 PO |
1944 | }, { |
1945 | .name = "s5pv210-fb", | |
1946 | .driver_data = (unsigned long)&s3c_fb_data_s5pv210, | |
b5480ed7 JH |
1947 | }, { |
1948 | .name = "exynos4-fb", | |
1949 | .driver_data = (unsigned long)&s3c_fb_data_exynos4, | |
5c44778e JH |
1950 | }, { |
1951 | .name = "exynos5-fb", | |
1952 | .driver_data = (unsigned long)&s3c_fb_data_exynos5, | |
c4bb6ffa BD |
1953 | }, { |
1954 | .name = "s3c2443-fb", | |
1955 | .driver_data = (unsigned long)&s3c_fb_data_s3c2443, | |
50a5503a BD |
1956 | }, |
1957 | {}, | |
1958 | }; | |
1959 | MODULE_DEVICE_TABLE(platform, s3c_fb_driver_ids); | |
1960 | ||
f4f51473 MB |
1961 | static const struct dev_pm_ops s3cfb_pm_ops = { |
1962 | SET_SYSTEM_SLEEP_PM_OPS(s3c_fb_suspend, s3c_fb_resume) | |
1963 | SET_RUNTIME_PM_OPS(s3c_fb_runtime_suspend, s3c_fb_runtime_resume, | |
1964 | NULL) | |
1965 | }; | |
4959212c | 1966 | |
ec549a0f BD |
1967 | static struct platform_driver s3c_fb_driver = { |
1968 | .probe = s3c_fb_probe, | |
48c68c4f | 1969 | .remove = s3c_fb_remove, |
50a5503a | 1970 | .id_table = s3c_fb_driver_ids, |
ec549a0f BD |
1971 | .driver = { |
1972 | .name = "s3c-fb", | |
fe05f8b1 | 1973 | .pm = &s3cfb_pm_ops, |
ec549a0f BD |
1974 | }, |
1975 | }; | |
1976 | ||
4277f2c4 | 1977 | module_platform_driver(s3c_fb_driver); |
ec549a0f BD |
1978 | |
1979 | MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>"); | |
1980 | MODULE_DESCRIPTION("Samsung S3C SoC Framebuffer driver"); | |
1981 | MODULE_LICENSE("GPL"); | |
1982 | MODULE_ALIAS("platform:s3c-fb"); |