Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* bw2.c: BWTWO frame buffer driver |
2 | * | |
50312ce9 | 3 | * Copyright (C) 2003, 2006 David S. Miller (davem@davemloft.net) |
1da177e4 LT |
4 | * Copyright (C) 1996,1998 Jakub Jelinek (jj@ultra.linux.cz) |
5 | * Copyright (C) 1996 Miguel de Icaza (miguel@nuclecu.unam.mx) | |
6 | * Copyright (C) 1997 Eddie C. Dost (ecd@skynet.be) | |
7 | * | |
8 | * Driver layout based loosely on tgafb.c, see that file for credits. | |
9 | */ | |
10 | ||
11 | #include <linux/module.h> | |
12 | #include <linux/kernel.h> | |
13 | #include <linux/errno.h> | |
14 | #include <linux/string.h> | |
15 | #include <linux/slab.h> | |
16 | #include <linux/delay.h> | |
17 | #include <linux/init.h> | |
18 | #include <linux/fb.h> | |
19 | #include <linux/mm.h> | |
20 | ||
21 | #include <asm/io.h> | |
1da177e4 | 22 | #include <asm/oplib.h> |
50312ce9 DM |
23 | #include <asm/prom.h> |
24 | #include <asm/of_device.h> | |
1da177e4 LT |
25 | #include <asm/fbio.h> |
26 | ||
1da177e4 LT |
27 | #include "sbuslib.h" |
28 | ||
29 | /* | |
30 | * Local functions. | |
31 | */ | |
32 | ||
33 | static int bw2_blank(int, struct fb_info *); | |
34 | ||
216d526c | 35 | static int bw2_mmap(struct fb_info *, struct vm_area_struct *); |
67a6680d | 36 | static int bw2_ioctl(struct fb_info *, unsigned int, unsigned long); |
1da177e4 LT |
37 | |
38 | /* | |
39 | * Frame buffer operations | |
40 | */ | |
41 | ||
42 | static struct fb_ops bw2_ops = { | |
43 | .owner = THIS_MODULE, | |
44 | .fb_blank = bw2_blank, | |
45 | .fb_fillrect = cfb_fillrect, | |
46 | .fb_copyarea = cfb_copyarea, | |
47 | .fb_imageblit = cfb_imageblit, | |
48 | .fb_mmap = bw2_mmap, | |
49 | .fb_ioctl = bw2_ioctl, | |
9ffb83bc CH |
50 | #ifdef CONFIG_COMPAT |
51 | .fb_compat_ioctl = sbusfb_compat_ioctl, | |
52 | #endif | |
1da177e4 LT |
53 | }; |
54 | ||
55 | /* OBio addresses for the bwtwo registers */ | |
56 | #define BWTWO_REGISTER_OFFSET 0x400000 | |
57 | ||
58 | struct bt_regs { | |
50312ce9 DM |
59 | u32 addr; |
60 | u32 color_map; | |
61 | u32 control; | |
62 | u32 cursor; | |
1da177e4 LT |
63 | }; |
64 | ||
65 | struct bw2_regs { | |
66 | struct bt_regs cmap; | |
50312ce9 DM |
67 | u8 control; |
68 | u8 status; | |
69 | u8 cursor_start; | |
70 | u8 cursor_end; | |
71 | u8 h_blank_start; | |
72 | u8 h_blank_end; | |
73 | u8 h_sync_start; | |
74 | u8 h_sync_end; | |
75 | u8 comp_sync_end; | |
76 | u8 v_blank_start_high; | |
77 | u8 v_blank_start_low; | |
78 | u8 v_blank_end; | |
79 | u8 v_sync_start; | |
80 | u8 v_sync_end; | |
81 | u8 xfer_holdoff_start; | |
82 | u8 xfer_holdoff_end; | |
1da177e4 LT |
83 | }; |
84 | ||
85 | /* Status Register Constants */ | |
86 | #define BWTWO_SR_RES_MASK 0x70 | |
87 | #define BWTWO_SR_1600_1280 0x50 | |
88 | #define BWTWO_SR_1152_900_76_A 0x40 | |
89 | #define BWTWO_SR_1152_900_76_B 0x60 | |
90 | #define BWTWO_SR_ID_MASK 0x0f | |
91 | #define BWTWO_SR_ID_MONO 0x02 | |
92 | #define BWTWO_SR_ID_MONO_ECL 0x03 | |
93 | #define BWTWO_SR_ID_MSYNC 0x04 | |
94 | #define BWTWO_SR_ID_NOCONN 0x0a | |
95 | ||
96 | /* Control Register Constants */ | |
97 | #define BWTWO_CTL_ENABLE_INTS 0x80 | |
98 | #define BWTWO_CTL_ENABLE_VIDEO 0x40 | |
99 | #define BWTWO_CTL_ENABLE_TIMING 0x20 | |
100 | #define BWTWO_CTL_ENABLE_CURCMP 0x10 | |
101 | #define BWTWO_CTL_XTAL_MASK 0x0C | |
102 | #define BWTWO_CTL_DIVISOR_MASK 0x03 | |
103 | ||
104 | /* Status Register Constants */ | |
105 | #define BWTWO_STAT_PENDING_INT 0x80 | |
106 | #define BWTWO_STAT_MSENSE_MASK 0x70 | |
107 | #define BWTWO_STAT_ID_MASK 0x0f | |
108 | ||
109 | struct bw2_par { | |
110 | spinlock_t lock; | |
111 | struct bw2_regs __iomem *regs; | |
112 | ||
113 | u32 flags; | |
114 | #define BW2_FLAG_BLANKED 0x00000001 | |
115 | ||
116 | unsigned long physbase; | |
50312ce9 | 117 | unsigned long which_io; |
1da177e4 | 118 | unsigned long fbsize; |
1da177e4 LT |
119 | }; |
120 | ||
121 | /** | |
122 | * bw2_blank - Optional function. Blanks the display. | |
123 | * @blank_mode: the blank mode we want. | |
124 | * @info: frame buffer structure that represents a single frame buffer | |
125 | */ | |
126 | static int | |
127 | bw2_blank(int blank, struct fb_info *info) | |
128 | { | |
129 | struct bw2_par *par = (struct bw2_par *) info->par; | |
130 | struct bw2_regs __iomem *regs = par->regs; | |
131 | unsigned long flags; | |
132 | u8 val; | |
133 | ||
134 | spin_lock_irqsave(&par->lock, flags); | |
135 | ||
136 | switch (blank) { | |
137 | case FB_BLANK_UNBLANK: /* Unblanking */ | |
138 | val = sbus_readb(®s->control); | |
139 | val |= BWTWO_CTL_ENABLE_VIDEO; | |
140 | sbus_writeb(val, ®s->control); | |
141 | par->flags &= ~BW2_FLAG_BLANKED; | |
142 | break; | |
143 | ||
144 | case FB_BLANK_NORMAL: /* Normal blanking */ | |
145 | case FB_BLANK_VSYNC_SUSPEND: /* VESA blank (vsync off) */ | |
146 | case FB_BLANK_HSYNC_SUSPEND: /* VESA blank (hsync off) */ | |
147 | case FB_BLANK_POWERDOWN: /* Poweroff */ | |
148 | val = sbus_readb(®s->control); | |
149 | val &= ~BWTWO_CTL_ENABLE_VIDEO; | |
150 | sbus_writeb(val, ®s->control); | |
151 | par->flags |= BW2_FLAG_BLANKED; | |
152 | break; | |
153 | } | |
154 | ||
155 | spin_unlock_irqrestore(&par->lock, flags); | |
156 | ||
157 | return 0; | |
158 | } | |
159 | ||
160 | static struct sbus_mmap_map bw2_mmap_map[] = { | |
161 | { | |
162 | .size = SBUS_MMAP_FBSIZE(1) | |
163 | }, | |
164 | { .size = 0 } | |
165 | }; | |
166 | ||
216d526c | 167 | static int bw2_mmap(struct fb_info *info, struct vm_area_struct *vma) |
1da177e4 LT |
168 | { |
169 | struct bw2_par *par = (struct bw2_par *)info->par; | |
170 | ||
171 | return sbusfb_mmap_helper(bw2_mmap_map, | |
172 | par->physbase, par->fbsize, | |
50312ce9 | 173 | par->which_io, |
1da177e4 LT |
174 | vma); |
175 | } | |
176 | ||
67a6680d | 177 | static int bw2_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg) |
1da177e4 LT |
178 | { |
179 | struct bw2_par *par = (struct bw2_par *) info->par; | |
180 | ||
181 | return sbusfb_ioctl_helper(cmd, arg, info, | |
182 | FBTYPE_SUN2BW, 1, par->fbsize); | |
183 | } | |
184 | ||
185 | /* | |
186 | * Initialisation | |
187 | */ | |
188 | ||
63abdcdc | 189 | static void __devinit bw2_init_fix(struct fb_info *info, int linebytes) |
1da177e4 LT |
190 | { |
191 | strlcpy(info->fix.id, "bwtwo", sizeof(info->fix.id)); | |
192 | ||
193 | info->fix.type = FB_TYPE_PACKED_PIXELS; | |
194 | info->fix.visual = FB_VISUAL_MONO01; | |
195 | ||
196 | info->fix.line_length = linebytes; | |
197 | ||
198 | info->fix.accel = FB_ACCEL_SUN_BWTWO; | |
199 | } | |
200 | ||
63abdcdc | 201 | static u8 bw2regs_1600[] __devinitdata = { |
1da177e4 LT |
202 | 0x14, 0x8b, 0x15, 0x28, 0x16, 0x03, 0x17, 0x13, |
203 | 0x18, 0x7b, 0x19, 0x05, 0x1a, 0x34, 0x1b, 0x2e, | |
204 | 0x1c, 0x00, 0x1d, 0x0a, 0x1e, 0xff, 0x1f, 0x01, | |
205 | 0x10, 0x21, 0 | |
206 | }; | |
207 | ||
63abdcdc | 208 | static u8 bw2regs_ecl[] __devinitdata = { |
1da177e4 LT |
209 | 0x14, 0x65, 0x15, 0x1e, 0x16, 0x04, 0x17, 0x0c, |
210 | 0x18, 0x5e, 0x19, 0x03, 0x1a, 0xa7, 0x1b, 0x23, | |
211 | 0x1c, 0x00, 0x1d, 0x08, 0x1e, 0xff, 0x1f, 0x01, | |
212 | 0x10, 0x20, 0 | |
213 | }; | |
214 | ||
63abdcdc | 215 | static u8 bw2regs_analog[] __devinitdata = { |
1da177e4 LT |
216 | 0x14, 0xbb, 0x15, 0x2b, 0x16, 0x03, 0x17, 0x13, |
217 | 0x18, 0xb0, 0x19, 0x03, 0x1a, 0xa6, 0x1b, 0x22, | |
218 | 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01, | |
219 | 0x10, 0x20, 0 | |
220 | }; | |
221 | ||
63abdcdc | 222 | static u8 bw2regs_76hz[] __devinitdata = { |
1da177e4 LT |
223 | 0x14, 0xb7, 0x15, 0x27, 0x16, 0x03, 0x17, 0x0f, |
224 | 0x18, 0xae, 0x19, 0x03, 0x1a, 0xae, 0x1b, 0x2a, | |
225 | 0x1c, 0x01, 0x1d, 0x09, 0x1e, 0xff, 0x1f, 0x01, | |
226 | 0x10, 0x24, 0 | |
227 | }; | |
228 | ||
63abdcdc | 229 | static u8 bw2regs_66hz[] __devinitdata = { |
1da177e4 LT |
230 | 0x14, 0xbb, 0x15, 0x2b, 0x16, 0x04, 0x17, 0x14, |
231 | 0x18, 0xae, 0x19, 0x03, 0x1a, 0xa8, 0x1b, 0x24, | |
232 | 0x1c, 0x01, 0x1d, 0x05, 0x1e, 0xff, 0x1f, 0x01, | |
233 | 0x10, 0x20, 0 | |
234 | }; | |
235 | ||
63abdcdc RR |
236 | static void __devinit bw2_do_default_mode(struct bw2_par *par, |
237 | struct fb_info *info, | |
238 | int *linebytes) | |
1da177e4 LT |
239 | { |
240 | u8 status, mon; | |
241 | u8 *p; | |
242 | ||
243 | status = sbus_readb(&par->regs->status); | |
244 | mon = status & BWTWO_SR_RES_MASK; | |
245 | switch (status & BWTWO_SR_ID_MASK) { | |
246 | case BWTWO_SR_ID_MONO_ECL: | |
247 | if (mon == BWTWO_SR_1600_1280) { | |
248 | p = bw2regs_1600; | |
249 | info->var.xres = info->var.xres_virtual = 1600; | |
250 | info->var.yres = info->var.yres_virtual = 1280; | |
251 | *linebytes = 1600 / 8; | |
252 | } else | |
253 | p = bw2regs_ecl; | |
254 | break; | |
255 | ||
256 | case BWTWO_SR_ID_MONO: | |
257 | p = bw2regs_analog; | |
258 | break; | |
259 | ||
260 | case BWTWO_SR_ID_MSYNC: | |
261 | if (mon == BWTWO_SR_1152_900_76_A || | |
262 | mon == BWTWO_SR_1152_900_76_B) | |
263 | p = bw2regs_76hz; | |
264 | else | |
265 | p = bw2regs_66hz; | |
266 | break; | |
267 | ||
268 | case BWTWO_SR_ID_NOCONN: | |
269 | return; | |
270 | ||
271 | default: | |
272 | prom_printf("bw2: can't handle SR %02x\n", | |
273 | status); | |
274 | prom_halt(); | |
275 | } | |
276 | for ( ; *p; p += 2) { | |
277 | u8 __iomem *regp = &((u8 __iomem *)par->regs)[p[0]]; | |
278 | sbus_writeb(p[1], regp); | |
279 | } | |
280 | } | |
281 | ||
c7f439b9 | 282 | static int __devinit bw2_probe(struct of_device *op, const struct of_device_id *match) |
1da177e4 | 283 | { |
50312ce9 | 284 | struct device_node *dp = op->node; |
c7f439b9 DM |
285 | struct fb_info *info; |
286 | struct bw2_par *par; | |
50312ce9 | 287 | int linebytes, err; |
1da177e4 | 288 | |
c7f439b9 | 289 | info = framebuffer_alloc(sizeof(struct bw2_par), &op->dev); |
1da177e4 | 290 | |
c7f439b9 DM |
291 | err = -ENOMEM; |
292 | if (!info) | |
293 | goto out_err; | |
294 | par = info->par; | |
50312ce9 | 295 | |
c7f439b9 | 296 | spin_lock_init(&par->lock); |
50312ce9 | 297 | |
c7f439b9 DM |
298 | par->physbase = op->resource[0].start; |
299 | par->which_io = op->resource[0].flags & IORESOURCE_BITS; | |
300 | ||
301 | sbusfb_fill_var(&info->var, dp->node, 1); | |
50312ce9 | 302 | linebytes = of_getintprop_default(dp, "linebytes", |
c7f439b9 | 303 | info->var.xres); |
50312ce9 | 304 | |
c7f439b9 DM |
305 | info->var.red.length = info->var.green.length = |
306 | info->var.blue.length = info->var.bits_per_pixel; | |
307 | info->var.red.offset = info->var.green.offset = | |
308 | info->var.blue.offset = 0; | |
1da177e4 | 309 | |
c7f439b9 DM |
310 | par->regs = of_ioremap(&op->resource[0], BWTWO_REGISTER_OFFSET, |
311 | sizeof(struct bw2_regs), "bw2 regs"); | |
312 | if (!par->regs) | |
313 | goto out_release_fb; | |
1da177e4 | 314 | |
50312ce9 | 315 | if (!of_find_property(dp, "width", NULL)) |
c7f439b9 | 316 | bw2_do_default_mode(par, info, &linebytes); |
1da177e4 | 317 | |
c7f439b9 | 318 | par->fbsize = PAGE_ALIGN(linebytes * info->var.yres); |
1da177e4 | 319 | |
c7f439b9 DM |
320 | info->flags = FBINFO_DEFAULT; |
321 | info->fbops = &bw2_ops; | |
50312ce9 | 322 | |
c7f439b9 DM |
323 | info->screen_base = of_ioremap(&op->resource[0], 0, |
324 | par->fbsize, "bw2 ram"); | |
325 | if (!info->screen_base) | |
326 | goto out_unmap_regs; | |
1da177e4 | 327 | |
c7f439b9 | 328 | bw2_blank(0, info); |
1da177e4 | 329 | |
c7f439b9 | 330 | bw2_init_fix(info, linebytes); |
1da177e4 | 331 | |
c7f439b9 DM |
332 | err = register_framebuffer(info); |
333 | if (err < 0) | |
334 | goto out_unmap_screen; | |
1da177e4 | 335 | |
c7f439b9 | 336 | dev_set_drvdata(&op->dev, info); |
50312ce9 DM |
337 | |
338 | printk("%s: bwtwo at %lx:%lx\n", | |
c7f439b9 | 339 | dp->full_name, par->which_io, par->physbase); |
1da177e4 | 340 | |
50312ce9 | 341 | return 0; |
1da177e4 | 342 | |
c7f439b9 DM |
343 | out_unmap_screen: |
344 | of_iounmap(&op->resource[0], info->screen_base, par->fbsize); | |
345 | ||
346 | out_unmap_regs: | |
347 | of_iounmap(&op->resource[0], par->regs, sizeof(struct bw2_regs)); | |
348 | ||
349 | out_release_fb: | |
350 | framebuffer_release(info); | |
1da177e4 | 351 | |
c7f439b9 DM |
352 | out_err: |
353 | return err; | |
50312ce9 | 354 | } |
1da177e4 | 355 | |
e3a411a3 | 356 | static int __devexit bw2_remove(struct of_device *op) |
50312ce9 | 357 | { |
c7f439b9 DM |
358 | struct fb_info *info = dev_get_drvdata(&op->dev); |
359 | struct bw2_par *par = info->par; | |
50312ce9 | 360 | |
c7f439b9 | 361 | unregister_framebuffer(info); |
50312ce9 | 362 | |
c7f439b9 DM |
363 | of_iounmap(&op->resource[0], par->regs, sizeof(struct bw2_regs)); |
364 | of_iounmap(&op->resource[0], info->screen_base, par->fbsize); | |
50312ce9 | 365 | |
c7f439b9 | 366 | framebuffer_release(info); |
50312ce9 | 367 | |
e3a411a3 | 368 | dev_set_drvdata(&op->dev, NULL); |
1da177e4 LT |
369 | |
370 | return 0; | |
371 | } | |
372 | ||
50312ce9 DM |
373 | static struct of_device_id bw2_match[] = { |
374 | { | |
375 | .name = "bwtwo", | |
376 | }, | |
377 | {}, | |
378 | }; | |
379 | MODULE_DEVICE_TABLE(of, bw2_match); | |
1da177e4 | 380 | |
50312ce9 DM |
381 | static struct of_platform_driver bw2_driver = { |
382 | .name = "bw2", | |
383 | .match_table = bw2_match, | |
384 | .probe = bw2_probe, | |
385 | .remove = __devexit_p(bw2_remove), | |
386 | }; | |
1da177e4 | 387 | |
50312ce9 DM |
388 | static int __init bw2_init(void) |
389 | { | |
390 | if (fb_get_options("bw2fb", NULL)) | |
391 | return -ENODEV; | |
392 | ||
393 | return of_register_driver(&bw2_driver, &of_bus_type); | |
1da177e4 LT |
394 | } |
395 | ||
50312ce9 | 396 | static void __exit bw2_exit(void) |
1da177e4 | 397 | { |
50312ce9 | 398 | return of_unregister_driver(&bw2_driver); |
1da177e4 LT |
399 | } |
400 | ||
1da177e4 | 401 | |
50312ce9 | 402 | module_init(bw2_init); |
1da177e4 | 403 | module_exit(bw2_exit); |
1da177e4 LT |
404 | |
405 | MODULE_DESCRIPTION("framebuffer driver for BWTWO chipsets"); | |
50312ce9 DM |
406 | MODULE_AUTHOR("David S. Miller <davem@davemloft.net>"); |
407 | MODULE_VERSION("2.0"); | |
1da177e4 | 408 | MODULE_LICENSE("GPL"); |