usb: renesas_usbhs: use PIPEnCLR.ACLRM instead of {C,Dn}FIFOCTR.BCLR in usbhs_pkt_pop()
[linux-2.6-block.git] / drivers / usb / renesas_usbhs / fifo.c
CommitLineData
5fd54ace 1// SPDX-License-Identifier: GPL-1.0+
e8d548d5
KM
2/*
3 * Renesas USB driver
4 *
5 * Copyright (C) 2011 Renesas Solutions Corp.
6 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
e8d548d5
KM
7 */
8#include <linux/delay.h>
9#include <linux/io.h>
9c646cfc 10#include <linux/scatterlist.h>
cc502bb7
PB
11#include "common.h"
12#include "pipe.h"
e8d548d5 13
d3af90a5 14#define usbhsf_get_cfifo(p) (&((p)->fifo_info.cfifo))
5ea43994 15#define usbhsf_is_cfifo(p, f) (usbhsf_get_cfifo(p) == f)
d3af90a5 16
d77e3f4e
KM
17#define usbhsf_fifo_is_busy(f) ((f)->pipe) /* see usbhs_pipe_select_fifo */
18
4bd04811 19/*
233f519d
KM
20 * packet initialize
21 */
22void usbhs_pkt_init(struct usbhs_pkt *pkt)
23{
233f519d
KM
24 INIT_LIST_HEAD(&pkt->node);
25}
26
27/*
28 * packet control function
4bd04811 29 */
97664a20 30static int usbhsf_null_handle(struct usbhs_pkt *pkt, int *is_done)
dad67397
KM
31{
32 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
33 struct device *dev = usbhs_priv_to_dev(priv);
34
35 dev_err(dev, "null handler\n");
36
37 return -EINVAL;
38}
39
fcb42e23 40static const struct usbhs_pkt_handle usbhsf_null_handler = {
dad67397
KM
41 .prepare = usbhsf_null_handle,
42 .try_run = usbhsf_null_handle,
43};
44
659d4954 45void usbhs_pkt_push(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt,
b331872b
KM
46 void (*done)(struct usbhs_priv *priv,
47 struct usbhs_pkt *pkt),
3edeee38 48 void *buf, int len, int zero, int sequence)
6acb95d4 49{
dad67397
KM
50 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
51 struct device *dev = usbhs_priv_to_dev(priv);
97664a20
KM
52 unsigned long flags;
53
b331872b
KM
54 if (!done) {
55 dev_err(dev, "no done function\n");
56 return;
57 }
58
a2c76b83
KM
59 /******************** spin lock ********************/
60 usbhs_lock(priv, flags);
61
0c6ef985 62 if (!pipe->handler) {
dad67397 63 dev_err(dev, "no handler function\n");
0c6ef985 64 pipe->handler = &usbhsf_null_handler;
dad67397
KM
65 }
66
d5261286 67 list_move_tail(&pkt->node, &pipe->list);
6acb95d4 68
0c6ef985
KM
69 /*
70 * each pkt must hold own handler.
71 * because handler might be changed by its situation.
72 * dma handler -> pio handler.
73 */
659d4954
KM
74 pkt->pipe = pipe;
75 pkt->buf = buf;
0c6ef985 76 pkt->handler = pipe->handler;
659d4954
KM
77 pkt->length = len;
78 pkt->zero = zero;
79 pkt->actual = 0;
b331872b 80 pkt->done = done;
3edeee38 81 pkt->sequence = sequence;
97664a20
KM
82
83 usbhs_unlock(priv, flags);
84 /******************** spin unlock ******************/
6acb95d4
KM
85}
86
97664a20 87static void __usbhsf_pkt_del(struct usbhs_pkt *pkt)
6acb95d4
KM
88{
89 list_del_init(&pkt->node);
90}
91
97664a20 92static struct usbhs_pkt *__usbhsf_pkt_get(struct usbhs_pipe *pipe)
6acb95d4 93{
31faf878 94 return list_first_entry_or_null(&pipe->list, struct usbhs_pkt, node);
6acb95d4
KM
95}
96
2743e7f9
YS
97static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
98 struct usbhs_fifo *fifo);
99static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
100 struct usbhs_pkt *pkt);
101#define usbhsf_dma_map(p) __usbhsf_dma_map_ctrl(p, 1)
102#define usbhsf_dma_unmap(p) __usbhsf_dma_map_ctrl(p, 0)
103static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map);
97664a20
KM
104struct usbhs_pkt *usbhs_pkt_pop(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt)
105{
106 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
2743e7f9 107 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
97664a20
KM
108 unsigned long flags;
109
110 /******************** spin lock ********************/
111 usbhs_lock(priv, flags);
112
2743e7f9
YS
113 usbhs_pipe_disable(pipe);
114
97664a20
KM
115 if (!pkt)
116 pkt = __usbhsf_pkt_get(pipe);
117
2743e7f9
YS
118 if (pkt) {
119 struct dma_chan *chan = NULL;
120
121 if (fifo)
122 chan = usbhsf_dma_chan_get(fifo, pkt);
123 if (chan) {
124 dmaengine_terminate_all(chan);
2743e7f9
YS
125 usbhsf_dma_unmap(pkt);
126 }
127
5785e87a
YS
128 usbhs_pipe_clear_without_sequence(pipe, 0, 0);
129
97664a20 130 __usbhsf_pkt_del(pkt);
2743e7f9
YS
131 }
132
133 if (fifo)
134 usbhsf_fifo_unselect(pipe, fifo);
97664a20
KM
135
136 usbhs_unlock(priv, flags);
137 /******************** spin unlock ******************/
138
139 return pkt;
140}
141
51b8a021
KM
142enum {
143 USBHSF_PKT_PREPARE,
144 USBHSF_PKT_TRY_RUN,
145 USBHSF_PKT_DMA_DONE,
146};
147
148static int usbhsf_pkt_handler(struct usbhs_pipe *pipe, int type)
97664a20
KM
149{
150 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
97664a20
KM
151 struct usbhs_pkt *pkt;
152 struct device *dev = usbhs_priv_to_dev(priv);
153 int (*func)(struct usbhs_pkt *pkt, int *is_done);
154 unsigned long flags;
155 int ret = 0;
156 int is_done = 0;
157
158 /******************** spin lock ********************/
159 usbhs_lock(priv, flags);
160
161 pkt = __usbhsf_pkt_get(pipe);
162 if (!pkt)
163 goto __usbhs_pkt_handler_end;
164
165 switch (type) {
166 case USBHSF_PKT_PREPARE:
167 func = pkt->handler->prepare;
168 break;
169 case USBHSF_PKT_TRY_RUN:
170 func = pkt->handler->try_run;
171 break;
e73a9891
KM
172 case USBHSF_PKT_DMA_DONE:
173 func = pkt->handler->dma_done;
174 break;
97664a20 175 default:
984e833c 176 dev_err(dev, "unknown pkt handler\n");
97664a20
KM
177 goto __usbhs_pkt_handler_end;
178 }
179
894f2fc4
YS
180 if (likely(func))
181 ret = func(pkt, &is_done);
97664a20
KM
182
183 if (is_done)
184 __usbhsf_pkt_del(pkt);
185
186__usbhs_pkt_handler_end:
187 usbhs_unlock(priv, flags);
188 /******************** spin unlock ******************/
189
0432eed0 190 if (is_done) {
b331872b 191 pkt->done(priv, pkt);
0432eed0
KM
192 usbhs_pkt_start(pipe);
193 }
97664a20
KM
194
195 return ret;
196}
197
51b8a021
KM
198void usbhs_pkt_start(struct usbhs_pipe *pipe)
199{
200 usbhsf_pkt_handler(pipe, USBHSF_PKT_PREPARE);
201}
202
659d4954
KM
203/*
204 * irq enable/disable function
205 */
3192fcb2
KM
206#define usbhsf_irq_empty_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_bempsts, e)
207#define usbhsf_irq_ready_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_brdysts, e)
659d4954
KM
208#define usbhsf_irq_callback_ctrl(pipe, status, enable) \
209 ({ \
210 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe); \
211 struct usbhs_mod *mod = usbhs_mod_get_current(priv); \
212 u16 status = (1 << usbhs_pipe_number(pipe)); \
213 if (!mod) \
214 return; \
215 if (enable) \
3192fcb2 216 mod->status |= status; \
659d4954 217 else \
3192fcb2 218 mod->status &= ~status; \
659d4954
KM
219 usbhs_irq_callback_update(priv, mod); \
220 })
221
222static void usbhsf_tx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
223{
224 /*
225 * And DCP pipe can NOT use "ready interrupt" for "send"
226 * it should use "empty" interrupt.
227 * see
228 * "Operation" - "Interrupt Function" - "BRDY Interrupt"
229 *
230 * on the other hand, normal pipe can use "ready interrupt" for "send"
231 * even though it is single/double buffer
232 */
233 if (usbhs_pipe_is_dcp(pipe))
234 usbhsf_irq_empty_ctrl(pipe, enable);
235 else
236 usbhsf_irq_ready_ctrl(pipe, enable);
237}
238
239static void usbhsf_rx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
240{
241 usbhsf_irq_ready_ctrl(pipe, enable);
242}
243
e8d548d5
KM
244/*
245 * FIFO ctrl
246 */
d3af90a5
KM
247static void usbhsf_send_terminator(struct usbhs_pipe *pipe,
248 struct usbhs_fifo *fifo)
e8d548d5
KM
249{
250 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
251
d3af90a5 252 usbhs_bset(priv, fifo->ctr, BVAL, BVAL);
e8d548d5
KM
253}
254
d3af90a5
KM
255static int usbhsf_fifo_barrier(struct usbhs_priv *priv,
256 struct usbhs_fifo *fifo)
e8d548d5 257{
469e2978
YS
258 /* The FIFO port is accessible */
259 if (usbhs_read(priv, fifo->ctr) & FRDY)
260 return 0;
e8d548d5
KM
261
262 return -EBUSY;
263}
264
d3af90a5
KM
265static void usbhsf_fifo_clear(struct usbhs_pipe *pipe,
266 struct usbhs_fifo *fifo)
e8d548d5
KM
267{
268 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
6124607a 269 int ret = 0;
e8d548d5 270
0a2ce62b
YS
271 if (!usbhs_pipe_is_dcp(pipe)) {
272 /*
273 * This driver checks the pipe condition first to avoid -EBUSY
469e2978
YS
274 * from usbhsf_fifo_barrier() if the pipe is RX direction and
275 * empty.
0a2ce62b
YS
276 */
277 if (usbhs_pipe_is_dir_in(pipe))
278 ret = usbhs_pipe_is_accessible(pipe);
279 if (!ret)
280 ret = usbhsf_fifo_barrier(priv, fifo);
281 }
e8d548d5 282
6124607a
YS
283 /*
284 * if non-DCP pipe, this driver should set BCLR when
285 * usbhsf_fifo_barrier() returns 0.
286 */
287 if (!ret)
288 usbhs_write(priv, fifo->ctr, BCLR);
e8d548d5
KM
289}
290
d3af90a5
KM
291static int usbhsf_fifo_rcv_len(struct usbhs_priv *priv,
292 struct usbhs_fifo *fifo)
e8d548d5 293{
d3af90a5 294 return usbhs_read(priv, fifo->ctr) & DTLN_MASK;
e8d548d5
KM
295}
296
d77e3f4e
KM
297static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
298 struct usbhs_fifo *fifo)
299{
300 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
301
302 usbhs_pipe_select_fifo(pipe, NULL);
303 usbhs_write(priv, fifo->sel, 0);
304}
305
d3af90a5
KM
306static int usbhsf_fifo_select(struct usbhs_pipe *pipe,
307 struct usbhs_fifo *fifo,
308 int write)
e8d548d5
KM
309{
310 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
311 struct device *dev = usbhs_priv_to_dev(priv);
312 int timeout = 1024;
313 u16 mask = ((1 << 5) | 0xF); /* mask of ISEL | CURPIPE */
314 u16 base = usbhs_pipe_number(pipe); /* CURPIPE */
315
d77e3f4e
KM
316 if (usbhs_pipe_is_busy(pipe) ||
317 usbhsf_fifo_is_busy(fifo))
318 return -EBUSY;
319
92352071 320 if (usbhs_pipe_is_dcp(pipe)) {
e8d548d5
KM
321 base |= (1 == write) << 5; /* ISEL */
322
92352071
KM
323 if (usbhs_mod_is_host(priv))
324 usbhs_dcp_dir_for_host(pipe, write);
325 }
326
e8d548d5 327 /* "base" will be used below */
5ea43994
SY
328 if (usbhs_get_dparam(priv, has_sudmac) && !usbhsf_is_cfifo(priv, fifo))
329 usbhs_write(priv, fifo->sel, base);
330 else
331 usbhs_write(priv, fifo->sel, base | MBW_32);
e8d548d5
KM
332
333 /* check ISEL and CURPIPE value */
334 while (timeout--) {
d77e3f4e
KM
335 if (base == (mask & usbhs_read(priv, fifo->sel))) {
336 usbhs_pipe_select_fifo(pipe, fifo);
e8d548d5 337 return 0;
d77e3f4e 338 }
e8d548d5
KM
339 udelay(10);
340 }
341
342 dev_err(dev, "fifo select error\n");
343
344 return -EIO;
345}
346
9e74d601
KM
347/*
348 * DCP status stage
349 */
350static int usbhs_dcp_dir_switch_to_write(struct usbhs_pkt *pkt, int *is_done)
351{
352 struct usbhs_pipe *pipe = pkt->pipe;
353 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
354 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
355 struct device *dev = usbhs_priv_to_dev(priv);
356 int ret;
357
358 usbhs_pipe_disable(pipe);
359
360 ret = usbhsf_fifo_select(pipe, fifo, 1);
361 if (ret < 0) {
362 dev_err(dev, "%s() faile\n", __func__);
363 return ret;
364 }
365
366 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
367
368 usbhsf_fifo_clear(pipe, fifo);
369 usbhsf_send_terminator(pipe, fifo);
370
371 usbhsf_fifo_unselect(pipe, fifo);
372
373 usbhsf_tx_irq_ctrl(pipe, 1);
374 usbhs_pipe_enable(pipe);
375
376 return ret;
377}
378
379static int usbhs_dcp_dir_switch_to_read(struct usbhs_pkt *pkt, int *is_done)
380{
381 struct usbhs_pipe *pipe = pkt->pipe;
382 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
383 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
384 struct device *dev = usbhs_priv_to_dev(priv);
385 int ret;
386
387 usbhs_pipe_disable(pipe);
388
389 ret = usbhsf_fifo_select(pipe, fifo, 0);
390 if (ret < 0) {
391 dev_err(dev, "%s() fail\n", __func__);
392 return ret;
393 }
394
395 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
396 usbhsf_fifo_clear(pipe, fifo);
397
398 usbhsf_fifo_unselect(pipe, fifo);
399
400 usbhsf_rx_irq_ctrl(pipe, 1);
401 usbhs_pipe_enable(pipe);
402
403 return ret;
404
405}
406
407static int usbhs_dcp_dir_switch_done(struct usbhs_pkt *pkt, int *is_done)
408{
409 struct usbhs_pipe *pipe = pkt->pipe;
410
411 if (pkt->handler == &usbhs_dcp_status_stage_in_handler)
412 usbhsf_tx_irq_ctrl(pipe, 0);
413 else
414 usbhsf_rx_irq_ctrl(pipe, 0);
415
416 pkt->actual = pkt->length;
417 *is_done = 1;
418
419 return 0;
420}
421
fcb42e23 422const struct usbhs_pkt_handle usbhs_dcp_status_stage_in_handler = {
9e74d601
KM
423 .prepare = usbhs_dcp_dir_switch_to_write,
424 .try_run = usbhs_dcp_dir_switch_done,
425};
426
fcb42e23 427const struct usbhs_pkt_handle usbhs_dcp_status_stage_out_handler = {
9e74d601
KM
428 .prepare = usbhs_dcp_dir_switch_to_read,
429 .try_run = usbhs_dcp_dir_switch_done,
430};
431
432/*
433 * DCP data stage (push)
434 */
435static int usbhsf_dcp_data_stage_try_push(struct usbhs_pkt *pkt, int *is_done)
436{
437 struct usbhs_pipe *pipe = pkt->pipe;
438
439 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
440
441 /*
442 * change handler to PIO push
443 */
444 pkt->handler = &usbhs_fifo_pio_push_handler;
445
446 return pkt->handler->prepare(pkt, is_done);
447}
448
fcb42e23 449const struct usbhs_pkt_handle usbhs_dcp_data_stage_out_handler = {
9e74d601
KM
450 .prepare = usbhsf_dcp_data_stage_try_push,
451};
452
453/*
454 * DCP data stage (pop)
455 */
456static int usbhsf_dcp_data_stage_prepare_pop(struct usbhs_pkt *pkt,
457 int *is_done)
458{
459 struct usbhs_pipe *pipe = pkt->pipe;
460 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
461 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
462
463 if (usbhs_pipe_is_busy(pipe))
464 return 0;
465
466 /*
467 * prepare pop for DCP should
468 * - change DCP direction,
469 * - clear fifo
470 * - DATA1
471 */
472 usbhs_pipe_disable(pipe);
473
474 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
475
476 usbhsf_fifo_select(pipe, fifo, 0);
477 usbhsf_fifo_clear(pipe, fifo);
478 usbhsf_fifo_unselect(pipe, fifo);
479
480 /*
481 * change handler to PIO pop
482 */
483 pkt->handler = &usbhs_fifo_pio_pop_handler;
484
485 return pkt->handler->prepare(pkt, is_done);
486}
487
fcb42e23 488const struct usbhs_pkt_handle usbhs_dcp_data_stage_in_handler = {
9e74d601
KM
489 .prepare = usbhsf_dcp_data_stage_prepare_pop,
490};
491
e8d548d5 492/*
233f519d 493 * PIO push handler
e8d548d5 494 */
0cb7e61d 495static int usbhsf_pio_try_push(struct usbhs_pkt *pkt, int *is_done)
e8d548d5 496{
4bd04811 497 struct usbhs_pipe *pipe = pkt->pipe;
e8d548d5 498 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
659d4954 499 struct device *dev = usbhs_priv_to_dev(priv);
d3af90a5
KM
500 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
501 void __iomem *addr = priv->base + fifo->port;
659d4954 502 u8 *buf;
e8d548d5
KM
503 int maxp = usbhs_pipe_get_maxpacket(pipe);
504 int total_len;
4bd04811 505 int i, ret, len;
97664a20 506 int is_short;
e8d548d5 507
3edeee38
KM
508 usbhs_pipe_data_sequence(pipe, pkt->sequence);
509 pkt->sequence = -1; /* -1 sequence will be ignored */
510
1c90ee0b
KM
511 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
512
d3af90a5 513 ret = usbhsf_fifo_select(pipe, fifo, 1);
e8d548d5 514 if (ret < 0)
d77e3f4e 515 return 0;
e8d548d5 516
dad67397 517 ret = usbhs_pipe_is_accessible(pipe);
4ef85e0f
KM
518 if (ret < 0) {
519 /* inaccessible pipe is not an error */
520 ret = 0;
659d4954 521 goto usbhs_fifo_write_busy;
4ef85e0f 522 }
e8d548d5 523
d3af90a5 524 ret = usbhsf_fifo_barrier(priv, fifo);
e8d548d5 525 if (ret < 0)
659d4954 526 goto usbhs_fifo_write_busy;
e8d548d5 527
659d4954
KM
528 buf = pkt->buf + pkt->actual;
529 len = pkt->length - pkt->actual;
530 len = min(len, maxp);
531 total_len = len;
532 is_short = total_len < maxp;
e8d548d5
KM
533
534 /*
535 * FIXME
536 *
537 * 32-bit access only
538 */
659d4954 539 if (len >= 4 && !((unsigned long)buf & 0x03)) {
e8d548d5
KM
540 iowrite32_rep(addr, buf, len / 4);
541 len %= 4;
542 buf += total_len - len;
543 }
544
545 /* the rest operation */
546 for (i = 0; i < len; i++)
547 iowrite8(buf[i], addr + (0x03 - (i & 0x03)));
548
659d4954
KM
549 /*
550 * variable update
551 */
552 pkt->actual += total_len;
553
554 if (pkt->actual < pkt->length)
97664a20 555 *is_done = 0; /* there are remainder data */
659d4954 556 else if (is_short)
97664a20 557 *is_done = 1; /* short packet */
659d4954 558 else
97664a20 559 *is_done = !pkt->zero; /* send zero packet ? */
659d4954
KM
560
561 /*
562 * pipe/irq handling
563 */
564 if (is_short)
d3af90a5 565 usbhsf_send_terminator(pipe, fifo);
e8d548d5 566
97664a20 567 usbhsf_tx_irq_ctrl(pipe, !*is_done);
8355b2b3 568 usbhs_pipe_running(pipe, !*is_done);
4bd04811
KM
569 usbhs_pipe_enable(pipe);
570
659d4954
KM
571 dev_dbg(dev, " send %d (%d/ %d/ %d/ %d)\n",
572 usbhs_pipe_number(pipe),
97664a20 573 pkt->length, pkt->actual, *is_done, pkt->zero);
659d4954 574
d77e3f4e
KM
575 usbhsf_fifo_unselect(pipe, fifo);
576
4bd04811 577 return 0;
659d4954
KM
578
579usbhs_fifo_write_busy:
d77e3f4e
KM
580 usbhsf_fifo_unselect(pipe, fifo);
581
659d4954
KM
582 /*
583 * pipe is busy.
584 * retry in interrupt
585 */
586 usbhsf_tx_irq_ctrl(pipe, 1);
8355b2b3 587 usbhs_pipe_running(pipe, 1);
659d4954
KM
588
589 return ret;
e8d548d5
KM
590}
591
8355b2b3
YS
592static int usbhsf_pio_prepare_push(struct usbhs_pkt *pkt, int *is_done)
593{
594 if (usbhs_pipe_is_running(pkt->pipe))
595 return 0;
596
597 return usbhsf_pio_try_push(pkt, is_done);
598}
599
fcb42e23 600const struct usbhs_pkt_handle usbhs_fifo_pio_push_handler = {
8355b2b3 601 .prepare = usbhsf_pio_prepare_push,
0cb7e61d 602 .try_run = usbhsf_pio_try_push,
dad67397
KM
603};
604
233f519d
KM
605/*
606 * PIO pop handler
607 */
97664a20 608static int usbhsf_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
e8d548d5 609{
dad67397 610 struct usbhs_pipe *pipe = pkt->pipe;
e73d42f1
KM
611 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
612 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
d77e3f4e
KM
613
614 if (usbhs_pipe_is_busy(pipe))
615 return 0;
e8d548d5 616
8355b2b3
YS
617 if (usbhs_pipe_is_running(pipe))
618 return 0;
619
e8d548d5 620 /*
d77e3f4e 621 * pipe enable to prepare packet receive
e8d548d5 622 */
3edeee38
KM
623 usbhs_pipe_data_sequence(pipe, pkt->sequence);
624 pkt->sequence = -1; /* -1 sequence will be ignored */
e8d548d5 625
e73d42f1
KM
626 if (usbhs_pipe_is_dcp(pipe))
627 usbhsf_fifo_clear(pipe, fifo);
628
1c90ee0b 629 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
e8d548d5 630 usbhs_pipe_enable(pipe);
8355b2b3 631 usbhs_pipe_running(pipe, 1);
659d4954 632 usbhsf_rx_irq_ctrl(pipe, 1);
e8d548d5 633
d3af90a5 634 return 0;
e8d548d5
KM
635}
636
0cb7e61d 637static int usbhsf_pio_try_pop(struct usbhs_pkt *pkt, int *is_done)
e8d548d5 638{
4bd04811 639 struct usbhs_pipe *pipe = pkt->pipe;
e8d548d5 640 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
659d4954 641 struct device *dev = usbhs_priv_to_dev(priv);
d3af90a5
KM
642 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
643 void __iomem *addr = priv->base + fifo->port;
659d4954
KM
644 u8 *buf;
645 u32 data = 0;
646 int maxp = usbhs_pipe_get_maxpacket(pipe);
4bd04811 647 int rcv_len, len;
e8d548d5 648 int i, ret;
4bd04811 649 int total_len = 0;
e8d548d5 650
d3af90a5 651 ret = usbhsf_fifo_select(pipe, fifo, 0);
e8d548d5 652 if (ret < 0)
d77e3f4e 653 return 0;
e8d548d5 654
d3af90a5 655 ret = usbhsf_fifo_barrier(priv, fifo);
e8d548d5 656 if (ret < 0)
d77e3f4e 657 goto usbhs_fifo_read_busy;
e8d548d5 658
d3af90a5 659 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
e8d548d5 660
659d4954
KM
661 buf = pkt->buf + pkt->actual;
662 len = pkt->length - pkt->actual;
663 len = min(len, rcv_len);
664 total_len = len;
665
6ff5d09b
KM
666 /*
667 * update actual length first here to decide disable pipe.
668 * if this pipe keeps BUF status and all data were popped,
669 * then, next interrupt/token will be issued again
670 */
671 pkt->actual += total_len;
672
673 if ((pkt->actual == pkt->length) || /* receive all data */
674 (total_len < maxp)) { /* short packet */
675 *is_done = 1;
676 usbhsf_rx_irq_ctrl(pipe, 0);
8355b2b3 677 usbhs_pipe_running(pipe, 0);
93fb9127
YS
678 /*
679 * If function mode, since this controller is possible to enter
680 * Control Write status stage at this timing, this driver
681 * should not disable the pipe. If such a case happens, this
682 * controller is not able to complete the status stage.
683 */
684 if (!usbhs_mod_is_host(priv) && !usbhs_pipe_is_dcp(pipe))
685 usbhs_pipe_disable(pipe); /* disable pipe first */
6ff5d09b
KM
686 }
687
e8d548d5
KM
688 /*
689 * Buffer clear if Zero-Length packet
690 *
691 * see
692 * "Operation" - "FIFO Buffer Memory" - "FIFO Port Function"
693 */
694 if (0 == rcv_len) {
3edeee38 695 pkt->zero = 1;
d3af90a5 696 usbhsf_fifo_clear(pipe, fifo);
4bd04811 697 goto usbhs_fifo_read_end;
e8d548d5
KM
698 }
699
e8d548d5
KM
700 /*
701 * FIXME
702 *
703 * 32-bit access only
704 */
659d4954 705 if (len >= 4 && !((unsigned long)buf & 0x03)) {
e8d548d5
KM
706 ioread32_rep(addr, buf, len / 4);
707 len %= 4;
659d4954 708 buf += total_len - len;
e8d548d5
KM
709 }
710
711 /* the rest operation */
712 for (i = 0; i < len; i++) {
713 if (!(i & 0x03))
714 data = ioread32(addr);
715
716 buf[i] = (data >> ((i & 0x03) * 8)) & 0xff;
717 }
718
4bd04811 719usbhs_fifo_read_end:
97664a20
KM
720 dev_dbg(dev, " recv %d (%d/ %d/ %d/ %d)\n",
721 usbhs_pipe_number(pipe),
722 pkt->length, pkt->actual, *is_done, pkt->zero);
723
d77e3f4e
KM
724usbhs_fifo_read_busy:
725 usbhsf_fifo_unselect(pipe, fifo);
726
727 return ret;
e8d548d5 728}
dad67397 729
fcb42e23 730const struct usbhs_pkt_handle usbhs_fifo_pio_pop_handler = {
dad67397 731 .prepare = usbhsf_prepare_pop,
0cb7e61d 732 .try_run = usbhsf_pio_try_pop,
dad67397
KM
733};
734
735/*
233f519d 736 * DCP ctrol statge handler
dad67397 737 */
97664a20 738static int usbhsf_ctrl_stage_end(struct usbhs_pkt *pkt, int *is_done)
dad67397 739{
97664a20 740 usbhs_dcp_control_transfer_done(pkt->pipe);
dad67397 741
97664a20 742 *is_done = 1;
dad67397
KM
743
744 return 0;
745}
746
fcb42e23 747const struct usbhs_pkt_handle usbhs_ctrl_stage_end_handler = {
dad67397
KM
748 .prepare = usbhsf_ctrl_stage_end,
749 .try_run = usbhsf_ctrl_stage_end,
750};
751
e73a9891
KM
752/*
753 * DMA fifo functions
754 */
755static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
756 struct usbhs_pkt *pkt)
757{
758 if (&usbhs_fifo_dma_push_handler == pkt->handler)
759 return fifo->tx_chan;
760
761 if (&usbhs_fifo_dma_pop_handler == pkt->handler)
762 return fifo->rx_chan;
763
764 return NULL;
765}
766
767static struct usbhs_fifo *usbhsf_get_dma_fifo(struct usbhs_priv *priv,
768 struct usbhs_pkt *pkt)
769{
770 struct usbhs_fifo *fifo;
3a2634a5 771 int i;
e73a9891 772
3a2634a5
YS
773 usbhs_for_each_dfifo(priv, fifo, i) {
774 if (usbhsf_dma_chan_get(fifo, pkt) &&
775 !usbhsf_fifo_is_busy(fifo))
776 return fifo;
777 }
e73a9891
KM
778
779 return NULL;
780}
781
782#define usbhsf_dma_start(p, f) __usbhsf_dma_ctrl(p, f, DREQE)
783#define usbhsf_dma_stop(p, f) __usbhsf_dma_ctrl(p, f, 0)
784static void __usbhsf_dma_ctrl(struct usbhs_pipe *pipe,
785 struct usbhs_fifo *fifo,
786 u16 dreqe)
787{
788 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
789
790 usbhs_bset(priv, fifo->sel, DREQE, dreqe);
791}
792
e73a9891
KM
793static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map)
794{
795 struct usbhs_pipe *pipe = pkt->pipe;
796 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
797 struct usbhs_pipe_info *info = usbhs_priv_to_pipeinfo(priv);
c3cdcac7
YS
798 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
799 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
e73a9891 800
c3cdcac7 801 return info->dma_map_ctrl(chan->device->dev, pkt, map);
e73a9891
KM
802}
803
804static void usbhsf_dma_complete(void *arg);
6e4b74e4 805static void xfer_work(struct work_struct *work)
e73a9891 806{
6e4b74e4 807 struct usbhs_pkt *pkt = container_of(work, struct usbhs_pkt, work);
e73a9891 808 struct usbhs_pipe *pipe = pkt->pipe;
4fdef698 809 struct usbhs_fifo *fifo;
e73a9891 810 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
e73a9891 811 struct dma_async_tx_descriptor *desc;
4fdef698 812 struct dma_chan *chan;
e73a9891 813 struct device *dev = usbhs_priv_to_dev(priv);
55ba4e5e 814 enum dma_transfer_direction dir;
4fdef698
YS
815 unsigned long flags;
816
817 usbhs_lock(priv, flags);
818 fifo = usbhs_pipe_to_fifo(pipe);
819 if (!fifo)
820 goto xfer_work_end;
e73a9891 821
4fdef698 822 chan = usbhsf_dma_chan_get(fifo, pkt);
55ba4e5e 823 dir = usbhs_pipe_is_dir_in(pipe) ? DMA_DEV_TO_MEM : DMA_MEM_TO_DEV;
e73a9891 824
2f0de9d8
KM
825 desc = dmaengine_prep_slave_single(chan, pkt->dma + pkt->actual,
826 pkt->trans, dir,
16052827 827 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
e73a9891 828 if (!desc)
4fdef698 829 goto xfer_work_end;
e73a9891
KM
830
831 desc->callback = usbhsf_dma_complete;
832 desc->callback_param = pipe;
833
ab330cf3
YS
834 pkt->cookie = dmaengine_submit(desc);
835 if (pkt->cookie < 0) {
e73a9891 836 dev_err(dev, "Failed to submit dma descriptor\n");
4fdef698 837 goto xfer_work_end;
e73a9891
KM
838 }
839
840 dev_dbg(dev, " %s %d (%d/ %d)\n",
841 fifo->name, usbhs_pipe_number(pipe), pkt->length, pkt->zero);
842
8355b2b3 843 usbhs_pipe_running(pipe, 1);
9b53d9af 844 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->trans);
e73a9891 845 dma_async_issue_pending(chan);
29c7f3e6 846 usbhsf_dma_start(pipe, fifo);
9b53d9af 847 usbhs_pipe_enable(pipe);
4fdef698
YS
848
849xfer_work_end:
850 usbhs_unlock(priv, flags);
e73a9891
KM
851}
852
233f519d
KM
853/*
854 * DMA push handler
855 */
e73a9891
KM
856static int usbhsf_dma_prepare_push(struct usbhs_pkt *pkt, int *is_done)
857{
858 struct usbhs_pipe *pipe = pkt->pipe;
859 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
860 struct usbhs_fifo *fifo;
861 int len = pkt->length - pkt->actual;
862 int ret;
ab330cf3 863 uintptr_t align_mask;
e73a9891
KM
864
865 if (usbhs_pipe_is_busy(pipe))
866 return 0;
867
868 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
869 if ((len < usbhs_get_dparam(priv, pio_dma_border)) ||
700aa7ff 870 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
e73a9891
KM
871 goto usbhsf_pio_prepare_push;
872
ab330cf3
YS
873 /* check data length if this driver don't use USB-DMAC */
874 if (!usbhs_get_dparam(priv, has_usb_dmac) && len & 0x7)
e73a9891
KM
875 goto usbhsf_pio_prepare_push;
876
ab330cf3
YS
877 /* check buffer alignment */
878 align_mask = usbhs_get_dparam(priv, has_usb_dmac) ?
879 USBHS_USB_DMAC_XFER_SIZE - 1 : 0x7;
880 if ((uintptr_t)(pkt->buf + pkt->actual) & align_mask)
9a12d097
KM
881 goto usbhsf_pio_prepare_push;
882
8355b2b3
YS
883 /* return at this time if the pipe is running */
884 if (usbhs_pipe_is_running(pipe))
885 return 0;
886
e73a9891
KM
887 /* get enable DMA fifo */
888 fifo = usbhsf_get_dma_fifo(priv, pkt);
889 if (!fifo)
890 goto usbhsf_pio_prepare_push;
891
e73a9891
KM
892 ret = usbhsf_fifo_select(pipe, fifo, 0);
893 if (ret < 0)
e789ece1
YS
894 goto usbhsf_pio_prepare_push;
895
896 if (usbhsf_dma_map(pkt) < 0)
897 goto usbhsf_pio_prepare_push_unselect;
e73a9891
KM
898
899 pkt->trans = len;
900
6490865c 901 usbhsf_tx_irq_ctrl(pipe, 0);
6e4b74e4
GL
902 INIT_WORK(&pkt->work, xfer_work);
903 schedule_work(&pkt->work);
e73a9891
KM
904
905 return 0;
906
e789ece1
YS
907usbhsf_pio_prepare_push_unselect:
908 usbhsf_fifo_unselect(pipe, fifo);
e73a9891
KM
909usbhsf_pio_prepare_push:
910 /*
911 * change handler to PIO
912 */
913 pkt->handler = &usbhs_fifo_pio_push_handler;
914
915 return pkt->handler->prepare(pkt, is_done);
916}
917
918static int usbhsf_dma_push_done(struct usbhs_pkt *pkt, int *is_done)
919{
920 struct usbhs_pipe *pipe = pkt->pipe;
c0ed8b23 921 int is_short = pkt->trans % usbhs_pipe_get_maxpacket(pipe);
e73a9891 922
c0ed8b23
YS
923 pkt->actual += pkt->trans;
924
925 if (pkt->actual < pkt->length)
926 *is_done = 0; /* there are remainder data */
927 else if (is_short)
928 *is_done = 1; /* short packet */
929 else
930 *is_done = !pkt->zero; /* send zero packet? */
e73a9891 931
8355b2b3 932 usbhs_pipe_running(pipe, !*is_done);
e73a9891
KM
933
934 usbhsf_dma_stop(pipe, pipe->fifo);
935 usbhsf_dma_unmap(pkt);
936 usbhsf_fifo_unselect(pipe, pipe->fifo);
937
c0ed8b23
YS
938 if (!*is_done) {
939 /* change handler to PIO */
940 pkt->handler = &usbhs_fifo_pio_push_handler;
941 return pkt->handler->try_run(pkt, is_done);
942 }
943
e73a9891
KM
944 return 0;
945}
946
fcb42e23 947const struct usbhs_pkt_handle usbhs_fifo_dma_push_handler = {
e73a9891
KM
948 .prepare = usbhsf_dma_prepare_push,
949 .dma_done = usbhsf_dma_push_done,
950};
951
233f519d
KM
952/*
953 * DMA pop handler
954 */
ab330cf3
YS
955
956static int usbhsf_dma_prepare_pop_with_rx_irq(struct usbhs_pkt *pkt,
957 int *is_done)
958{
959 return usbhsf_prepare_pop(pkt, is_done);
960}
961
962static int usbhsf_dma_prepare_pop_with_usb_dmac(struct usbhs_pkt *pkt,
963 int *is_done)
964{
965 struct usbhs_pipe *pipe = pkt->pipe;
966 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
967 struct usbhs_fifo *fifo;
968 int ret;
969
970 if (usbhs_pipe_is_busy(pipe))
971 return 0;
972
973 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
974 if ((pkt->length < usbhs_get_dparam(priv, pio_dma_border)) ||
700aa7ff 975 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
ab330cf3
YS
976 goto usbhsf_pio_prepare_pop;
977
978 fifo = usbhsf_get_dma_fifo(priv, pkt);
979 if (!fifo)
980 goto usbhsf_pio_prepare_pop;
981
982 if ((uintptr_t)pkt->buf & (USBHS_USB_DMAC_XFER_SIZE - 1))
983 goto usbhsf_pio_prepare_pop;
984
985 usbhs_pipe_config_change_bfre(pipe, 1);
986
987 ret = usbhsf_fifo_select(pipe, fifo, 0);
988 if (ret < 0)
989 goto usbhsf_pio_prepare_pop;
990
991 if (usbhsf_dma_map(pkt) < 0)
992 goto usbhsf_pio_prepare_pop_unselect;
993
994 /* DMA */
995
996 /*
997 * usbhs_fifo_dma_pop_handler :: prepare
998 * enabled irq to come here.
999 * but it is no longer needed for DMA. disable it.
1000 */
1001 usbhsf_rx_irq_ctrl(pipe, 0);
1002
1003 pkt->trans = pkt->length;
1004
1005 INIT_WORK(&pkt->work, xfer_work);
1006 schedule_work(&pkt->work);
1007
1008 return 0;
1009
1010usbhsf_pio_prepare_pop_unselect:
1011 usbhsf_fifo_unselect(pipe, fifo);
1012usbhsf_pio_prepare_pop:
1013
1014 /*
1015 * change handler to PIO
1016 */
1017 pkt->handler = &usbhs_fifo_pio_pop_handler;
1018 usbhs_pipe_config_change_bfre(pipe, 0);
1019
1020 return pkt->handler->prepare(pkt, is_done);
1021}
1022
1023static int usbhsf_dma_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
1024{
1025 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1026
1027 if (usbhs_get_dparam(priv, has_usb_dmac))
1028 return usbhsf_dma_prepare_pop_with_usb_dmac(pkt, is_done);
1029 else
1030 return usbhsf_dma_prepare_pop_with_rx_irq(pkt, is_done);
1031}
1032
1033static int usbhsf_dma_try_pop_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
e73a9891
KM
1034{
1035 struct usbhs_pipe *pipe = pkt->pipe;
1036 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1037 struct usbhs_fifo *fifo;
1038 int len, ret;
1039
1040 if (usbhs_pipe_is_busy(pipe))
1041 return 0;
1042
1043 if (usbhs_pipe_is_dcp(pipe))
1044 goto usbhsf_pio_prepare_pop;
1045
1046 /* get enable DMA fifo */
1047 fifo = usbhsf_get_dma_fifo(priv, pkt);
1048 if (!fifo)
1049 goto usbhsf_pio_prepare_pop;
1050
c9ae0c91 1051 if ((uintptr_t)(pkt->buf + pkt->actual) & 0x7) /* 8byte alignment */
9a12d097
KM
1052 goto usbhsf_pio_prepare_pop;
1053
e73a9891
KM
1054 ret = usbhsf_fifo_select(pipe, fifo, 0);
1055 if (ret < 0)
1056 goto usbhsf_pio_prepare_pop;
1057
1058 /* use PIO if packet is less than pio_dma_border */
1059 len = usbhsf_fifo_rcv_len(priv, fifo);
1060 len = min(pkt->length - pkt->actual, len);
77975eec 1061 if (len & 0x7) /* 8byte alignment */
e73a9891
KM
1062 goto usbhsf_pio_prepare_pop_unselect;
1063
1064 if (len < usbhs_get_dparam(priv, pio_dma_border))
1065 goto usbhsf_pio_prepare_pop_unselect;
1066
1067 ret = usbhsf_fifo_barrier(priv, fifo);
1068 if (ret < 0)
1069 goto usbhsf_pio_prepare_pop_unselect;
1070
1071 if (usbhsf_dma_map(pkt) < 0)
1072 goto usbhsf_pio_prepare_pop_unselect;
1073
1074 /* DMA */
1075
1076 /*
1077 * usbhs_fifo_dma_pop_handler :: prepare
1078 * enabled irq to come here.
1079 * but it is no longer needed for DMA. disable it.
1080 */
1081 usbhsf_rx_irq_ctrl(pipe, 0);
1082
1083 pkt->trans = len;
1084
6e4b74e4
GL
1085 INIT_WORK(&pkt->work, xfer_work);
1086 schedule_work(&pkt->work);
e73a9891
KM
1087
1088 return 0;
1089
1090usbhsf_pio_prepare_pop_unselect:
1091 usbhsf_fifo_unselect(pipe, fifo);
1092usbhsf_pio_prepare_pop:
1093
1094 /*
1095 * change handler to PIO
1096 */
1097 pkt->handler = &usbhs_fifo_pio_pop_handler;
1098
1099 return pkt->handler->try_run(pkt, is_done);
1100}
1101
ab330cf3
YS
1102static int usbhsf_dma_try_pop(struct usbhs_pkt *pkt, int *is_done)
1103{
1104 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1105
1106 BUG_ON(usbhs_get_dparam(priv, has_usb_dmac));
1107
1108 return usbhsf_dma_try_pop_with_rx_irq(pkt, is_done);
1109}
1110
1111static int usbhsf_dma_pop_done_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
e73a9891
KM
1112{
1113 struct usbhs_pipe *pipe = pkt->pipe;
1114 int maxp = usbhs_pipe_get_maxpacket(pipe);
1115
1116 usbhsf_dma_stop(pipe, pipe->fifo);
1117 usbhsf_dma_unmap(pkt);
1118 usbhsf_fifo_unselect(pipe, pipe->fifo);
1119
1120 pkt->actual += pkt->trans;
1121
1122 if ((pkt->actual == pkt->length) || /* receive all data */
1123 (pkt->trans < maxp)) { /* short packet */
1124 *is_done = 1;
8355b2b3 1125 usbhs_pipe_running(pipe, 0);
e73a9891
KM
1126 } else {
1127 /* re-enable */
8355b2b3 1128 usbhs_pipe_running(pipe, 0);
e73a9891
KM
1129 usbhsf_prepare_pop(pkt, is_done);
1130 }
1131
1132 return 0;
1133}
1134
ab330cf3
YS
1135static size_t usbhs_dma_calc_received_size(struct usbhs_pkt *pkt,
1136 struct dma_chan *chan, int dtln)
1137{
1138 struct usbhs_pipe *pipe = pkt->pipe;
1139 struct dma_tx_state state;
1140 size_t received_size;
1141 int maxp = usbhs_pipe_get_maxpacket(pipe);
1142
1143 dmaengine_tx_status(chan, pkt->cookie, &state);
1144 received_size = pkt->length - state.residue;
1145
1146 if (dtln) {
1147 received_size -= USBHS_USB_DMAC_XFER_SIZE;
1148 received_size &= ~(maxp - 1);
1149 received_size += dtln;
1150 }
1151
1152 return received_size;
1153}
1154
1155static int usbhsf_dma_pop_done_with_usb_dmac(struct usbhs_pkt *pkt,
1156 int *is_done)
1157{
1158 struct usbhs_pipe *pipe = pkt->pipe;
1159 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1160 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
1161 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
1162 int rcv_len;
1163
1164 /*
1165 * Since the driver disables rx_irq in DMA mode, the interrupt handler
1166 * cannot the BRDYSTS. So, the function clears it here because the
1167 * driver may use PIO mode next time.
1168 */
1169 usbhs_xxxsts_clear(priv, BRDYSTS, usbhs_pipe_number(pipe));
1170
1171 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
1172 usbhsf_fifo_clear(pipe, fifo);
1173 pkt->actual = usbhs_dma_calc_received_size(pkt, chan, rcv_len);
1174
1175 usbhsf_dma_stop(pipe, fifo);
1176 usbhsf_dma_unmap(pkt);
1177 usbhsf_fifo_unselect(pipe, pipe->fifo);
1178
1179 /* The driver can assume the rx transaction is always "done" */
1180 *is_done = 1;
1181
1182 return 0;
1183}
1184
1185static int usbhsf_dma_pop_done(struct usbhs_pkt *pkt, int *is_done)
1186{
1187 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1188
1189 if (usbhs_get_dparam(priv, has_usb_dmac))
1190 return usbhsf_dma_pop_done_with_usb_dmac(pkt, is_done);
1191 else
1192 return usbhsf_dma_pop_done_with_rx_irq(pkt, is_done);
1193}
1194
fcb42e23 1195const struct usbhs_pkt_handle usbhs_fifo_dma_pop_handler = {
ab330cf3 1196 .prepare = usbhsf_dma_prepare_pop,
e73a9891
KM
1197 .try_run = usbhsf_dma_try_pop,
1198 .dma_done = usbhsf_dma_pop_done
1199};
1200
1201/*
1202 * DMA setting
1203 */
1204static bool usbhsf_dma_filter(struct dma_chan *chan, void *param)
1205{
1206 struct sh_dmae_slave *slave = param;
1207
1208 /*
1209 * FIXME
1210 *
1211 * usbhs doesn't recognize id = 0 as valid DMA
1212 */
f19b7e0d 1213 if (0 == slave->shdma_slave.slave_id)
e73a9891
KM
1214 return false;
1215
1216 chan->private = slave;
1217
1218 return true;
1219}
1220
1221static void usbhsf_dma_quit(struct usbhs_priv *priv, struct usbhs_fifo *fifo)
1222{
1223 if (fifo->tx_chan)
1224 dma_release_channel(fifo->tx_chan);
1225 if (fifo->rx_chan)
1226 dma_release_channel(fifo->rx_chan);
1227
1228 fifo->tx_chan = NULL;
1229 fifo->rx_chan = NULL;
1230}
1231
6e3f53ab 1232static void usbhsf_dma_init_pdev(struct usbhs_fifo *fifo)
e73a9891 1233{
e73a9891
KM
1234 dma_cap_mask_t mask;
1235
1236 dma_cap_zero(mask);
1237 dma_cap_set(DMA_SLAVE, mask);
1238 fifo->tx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1239 &fifo->tx_slave);
1240
1241 dma_cap_zero(mask);
1242 dma_cap_set(DMA_SLAVE, mask);
1243 fifo->rx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1244 &fifo->rx_slave);
6e3f53ab
YS
1245}
1246
7a96b784
YS
1247static void usbhsf_dma_init_dt(struct device *dev, struct usbhs_fifo *fifo,
1248 int channel)
abd2dbf6 1249{
7a96b784
YS
1250 char name[16];
1251
7cc99f1e
YS
1252 /*
1253 * To avoid complex handing for DnFIFOs, the driver uses each
1254 * DnFIFO as TX or RX direction (not bi-direction).
1255 * So, the driver uses odd channels for TX, even channels for RX.
1256 */
1257 snprintf(name, sizeof(name), "ch%d", channel);
1258 if (channel & 1) {
1259 fifo->tx_chan = dma_request_slave_channel_reason(dev, name);
1260 if (IS_ERR(fifo->tx_chan))
1261 fifo->tx_chan = NULL;
1262 } else {
1263 fifo->rx_chan = dma_request_slave_channel_reason(dev, name);
1264 if (IS_ERR(fifo->rx_chan))
1265 fifo->rx_chan = NULL;
1266 }
abd2dbf6
YS
1267}
1268
7a96b784
YS
1269static void usbhsf_dma_init(struct usbhs_priv *priv, struct usbhs_fifo *fifo,
1270 int channel)
6e3f53ab
YS
1271{
1272 struct device *dev = usbhs_priv_to_dev(priv);
1273
abd2dbf6 1274 if (dev->of_node)
7a96b784 1275 usbhsf_dma_init_dt(dev, fifo, channel);
abd2dbf6
YS
1276 else
1277 usbhsf_dma_init_pdev(fifo);
e73a9891
KM
1278
1279 if (fifo->tx_chan || fifo->rx_chan)
4ce68805 1280 dev_dbg(dev, "enable DMAEngine (%s%s%s)\n",
e73a9891
KM
1281 fifo->name,
1282 fifo->tx_chan ? "[TX]" : " ",
1283 fifo->rx_chan ? "[RX]" : " ");
1284}
1285
dad67397
KM
1286/*
1287 * irq functions
1288 */
1289static int usbhsf_irq_empty(struct usbhs_priv *priv,
1290 struct usbhs_irq_state *irq_state)
1291{
1292 struct usbhs_pipe *pipe;
dad67397
KM
1293 struct device *dev = usbhs_priv_to_dev(priv);
1294 int i, ret;
1295
1296 if (!irq_state->bempsts) {
1297 dev_err(dev, "debug %s !!\n", __func__);
1298 return -EIO;
1299 }
1300
1301 dev_dbg(dev, "irq empty [0x%04x]\n", irq_state->bempsts);
1302
1303 /*
1304 * search interrupted "pipe"
1305 * not "uep".
1306 */
1307 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1308 if (!(irq_state->bempsts & (1 << i)))
1309 continue;
1310
51b8a021 1311 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
dad67397
KM
1312 if (ret < 0)
1313 dev_err(dev, "irq_empty run_error %d : %d\n", i, ret);
1314 }
1315
1316 return 0;
1317}
1318
1319static int usbhsf_irq_ready(struct usbhs_priv *priv,
1320 struct usbhs_irq_state *irq_state)
1321{
1322 struct usbhs_pipe *pipe;
dad67397
KM
1323 struct device *dev = usbhs_priv_to_dev(priv);
1324 int i, ret;
1325
1326 if (!irq_state->brdysts) {
1327 dev_err(dev, "debug %s !!\n", __func__);
1328 return -EIO;
1329 }
1330
1331 dev_dbg(dev, "irq ready [0x%04x]\n", irq_state->brdysts);
1332
1333 /*
1334 * search interrupted "pipe"
1335 * not "uep".
1336 */
1337 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1338 if (!(irq_state->brdysts & (1 << i)))
1339 continue;
1340
51b8a021 1341 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
dad67397
KM
1342 if (ret < 0)
1343 dev_err(dev, "irq_ready run_error %d : %d\n", i, ret);
1344 }
1345
1346 return 0;
1347}
1348
e73a9891
KM
1349static void usbhsf_dma_complete(void *arg)
1350{
1351 struct usbhs_pipe *pipe = arg;
1352 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1353 struct device *dev = usbhs_priv_to_dev(priv);
1354 int ret;
1355
51b8a021 1356 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_DMA_DONE);
e73a9891
KM
1357 if (ret < 0)
1358 dev_err(dev, "dma_complete run_error %d : %d\n",
1359 usbhs_pipe_number(pipe), ret);
1360}
1361
cdeb7943
YS
1362void usbhs_fifo_clear_dcp(struct usbhs_pipe *pipe)
1363{
1364 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1365 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
1366
1367 /* clear DCP FIFO of transmission */
1368 if (usbhsf_fifo_select(pipe, fifo, 1) < 0)
1369 return;
1370 usbhsf_fifo_clear(pipe, fifo);
1371 usbhsf_fifo_unselect(pipe, fifo);
1372
1373 /* clear DCP FIFO of reception */
1374 if (usbhsf_fifo_select(pipe, fifo, 0) < 0)
1375 return;
1376 usbhsf_fifo_clear(pipe, fifo);
1377 usbhsf_fifo_unselect(pipe, fifo);
1378}
1379
dad67397
KM
1380/*
1381 * fifo init
1382 */
1383void usbhs_fifo_init(struct usbhs_priv *priv)
1384{
1385 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
d77e3f4e 1386 struct usbhs_fifo *cfifo = usbhsf_get_cfifo(priv);
3a2634a5
YS
1387 struct usbhs_fifo *dfifo;
1388 int i;
dad67397
KM
1389
1390 mod->irq_empty = usbhsf_irq_empty;
1391 mod->irq_ready = usbhsf_irq_ready;
1392 mod->irq_bempsts = 0;
1393 mod->irq_brdysts = 0;
d77e3f4e
KM
1394
1395 cfifo->pipe = NULL;
3a2634a5
YS
1396 usbhs_for_each_dfifo(priv, dfifo, i)
1397 dfifo->pipe = NULL;
dad67397
KM
1398}
1399
1400void usbhs_fifo_quit(struct usbhs_priv *priv)
1401{
1402 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1403
1404 mod->irq_empty = NULL;
1405 mod->irq_ready = NULL;
1406 mod->irq_bempsts = 0;
1407 mod->irq_brdysts = 0;
1408}
d3af90a5 1409
53e734b1 1410#define __USBHS_DFIFO_INIT(priv, fifo, channel, fifo_port) \
3a2634a5
YS
1411do { \
1412 fifo = usbhsf_get_dnfifo(priv, channel); \
1413 fifo->name = "D"#channel"FIFO"; \
53e734b1 1414 fifo->port = fifo_port; \
3a2634a5
YS
1415 fifo->sel = D##channel##FIFOSEL; \
1416 fifo->ctr = D##channel##FIFOCTR; \
1417 fifo->tx_slave.shdma_slave.slave_id = \
1418 usbhs_get_dparam(priv, d##channel##_tx_id); \
1419 fifo->rx_slave.shdma_slave.slave_id = \
1420 usbhs_get_dparam(priv, d##channel##_rx_id); \
7a96b784 1421 usbhsf_dma_init(priv, fifo, channel); \
3a2634a5
YS
1422} while (0)
1423
53e734b1
YS
1424#define USBHS_DFIFO_INIT(priv, fifo, channel) \
1425 __USBHS_DFIFO_INIT(priv, fifo, channel, D##channel##FIFO)
1426#define USBHS_DFIFO_INIT_NO_PORT(priv, fifo, channel) \
1427 __USBHS_DFIFO_INIT(priv, fifo, channel, 0)
1428
d3af90a5
KM
1429int usbhs_fifo_probe(struct usbhs_priv *priv)
1430{
1431 struct usbhs_fifo *fifo;
1432
1433 /* CFIFO */
1434 fifo = usbhsf_get_cfifo(priv);
e73a9891 1435 fifo->name = "CFIFO";
d3af90a5
KM
1436 fifo->port = CFIFO;
1437 fifo->sel = CFIFOSEL;
1438 fifo->ctr = CFIFOCTR;
1439
3a2634a5
YS
1440 /* DFIFO */
1441 USBHS_DFIFO_INIT(priv, fifo, 0);
1442 USBHS_DFIFO_INIT(priv, fifo, 1);
d3cf6a4b
YS
1443 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 2);
1444 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 3);
e73a9891 1445
d3af90a5
KM
1446 return 0;
1447}
1448
1449void usbhs_fifo_remove(struct usbhs_priv *priv)
1450{
3a2634a5
YS
1451 struct usbhs_fifo *fifo;
1452 int i;
1453
1454 usbhs_for_each_dfifo(priv, fifo, i)
1455 usbhsf_dma_quit(priv, fifo);
d3af90a5 1456}