Commit | Line | Data |
---|---|---|
9ebd9616 DB |
1 | /* |
2 | * twl4030_usb - TWL4030 USB transceiver, talking to OMAP OTG controller | |
3 | * | |
4 | * Copyright (C) 2004-2007 Texas Instruments | |
5 | * Copyright (C) 2008 Nokia Corporation | |
6 | * Contact: Felipe Balbi <felipe.balbi@nokia.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
21 | * | |
22 | * Current status: | |
23 | * - HS USB ULPI mode works. | |
24 | * - 3-pin mode support may be added in future. | |
25 | */ | |
26 | ||
27 | #include <linux/module.h> | |
28 | #include <linux/init.h> | |
29 | #include <linux/interrupt.h> | |
30 | #include <linux/platform_device.h> | |
31 | #include <linux/spinlock.h> | |
32 | #include <linux/workqueue.h> | |
33 | #include <linux/io.h> | |
34 | #include <linux/delay.h> | |
35 | #include <linux/usb/otg.h> | |
c9721438 | 36 | #include <linux/usb/musb-omap.h> |
92a6e6b3 | 37 | #include <linux/usb/ulpi.h> |
b07682b6 | 38 | #include <linux/i2c/twl.h> |
66760169 JH |
39 | #include <linux/regulator/consumer.h> |
40 | #include <linux/err.h> | |
5a0e3ad6 | 41 | #include <linux/slab.h> |
9ebd9616 DB |
42 | |
43 | /* Register defines */ | |
44 | ||
9ebd9616 | 45 | #define MCPC_CTRL 0x30 |
9ebd9616 DB |
46 | #define MCPC_CTRL_RTSOL (1 << 7) |
47 | #define MCPC_CTRL_EXTSWR (1 << 6) | |
48 | #define MCPC_CTRL_EXTSWC (1 << 5) | |
49 | #define MCPC_CTRL_VOICESW (1 << 4) | |
50 | #define MCPC_CTRL_OUT64K (1 << 3) | |
51 | #define MCPC_CTRL_RTSCTSSW (1 << 2) | |
52 | #define MCPC_CTRL_HS_UART (1 << 0) | |
53 | ||
54 | #define MCPC_IO_CTRL 0x33 | |
9ebd9616 DB |
55 | #define MCPC_IO_CTRL_MICBIASEN (1 << 5) |
56 | #define MCPC_IO_CTRL_CTS_NPU (1 << 4) | |
57 | #define MCPC_IO_CTRL_RXD_PU (1 << 3) | |
58 | #define MCPC_IO_CTRL_TXDTYP (1 << 2) | |
59 | #define MCPC_IO_CTRL_CTSTYP (1 << 1) | |
60 | #define MCPC_IO_CTRL_RTSTYP (1 << 0) | |
61 | ||
62 | #define MCPC_CTRL2 0x36 | |
9ebd9616 DB |
63 | #define MCPC_CTRL2_MCPC_CK_EN (1 << 0) |
64 | ||
65 | #define OTHER_FUNC_CTRL 0x80 | |
9ebd9616 DB |
66 | #define OTHER_FUNC_CTRL_BDIS_ACON_EN (1 << 4) |
67 | #define OTHER_FUNC_CTRL_FIVEWIRE_MODE (1 << 2) | |
68 | ||
69 | #define OTHER_IFC_CTRL 0x83 | |
9ebd9616 DB |
70 | #define OTHER_IFC_CTRL_OE_INT_EN (1 << 6) |
71 | #define OTHER_IFC_CTRL_CEA2011_MODE (1 << 5) | |
72 | #define OTHER_IFC_CTRL_FSLSSERIALMODE_4PIN (1 << 4) | |
73 | #define OTHER_IFC_CTRL_HIZ_ULPI_60MHZ_OUT (1 << 3) | |
74 | #define OTHER_IFC_CTRL_HIZ_ULPI (1 << 2) | |
75 | #define OTHER_IFC_CTRL_ALT_INT_REROUTE (1 << 0) | |
76 | ||
77 | #define OTHER_INT_EN_RISE 0x86 | |
9ebd9616 | 78 | #define OTHER_INT_EN_FALL 0x89 |
9ebd9616 DB |
79 | #define OTHER_INT_STS 0x8C |
80 | #define OTHER_INT_LATCH 0x8D | |
81 | #define OTHER_INT_VB_SESS_VLD (1 << 7) | |
82 | #define OTHER_INT_DM_HI (1 << 6) /* not valid for "latch" reg */ | |
83 | #define OTHER_INT_DP_HI (1 << 5) /* not valid for "latch" reg */ | |
84 | #define OTHER_INT_BDIS_ACON (1 << 3) /* not valid for "fall" regs */ | |
85 | #define OTHER_INT_MANU (1 << 1) | |
86 | #define OTHER_INT_ABNORMAL_STRESS (1 << 0) | |
87 | ||
88 | #define ID_STATUS 0x96 | |
89 | #define ID_RES_FLOAT (1 << 4) | |
90 | #define ID_RES_440K (1 << 3) | |
91 | #define ID_RES_200K (1 << 2) | |
92 | #define ID_RES_102K (1 << 1) | |
93 | #define ID_RES_GND (1 << 0) | |
94 | ||
95 | #define POWER_CTRL 0xAC | |
9ebd9616 DB |
96 | #define POWER_CTRL_OTG_ENAB (1 << 5) |
97 | ||
98 | #define OTHER_IFC_CTRL2 0xAF | |
9ebd9616 DB |
99 | #define OTHER_IFC_CTRL2_ULPI_STP_LOW (1 << 4) |
100 | #define OTHER_IFC_CTRL2_ULPI_TXEN_POL (1 << 3) | |
101 | #define OTHER_IFC_CTRL2_ULPI_4PIN_2430 (1 << 2) | |
102 | #define OTHER_IFC_CTRL2_USB_INT_OUTSEL_MASK (3 << 0) /* bits 0 and 1 */ | |
103 | #define OTHER_IFC_CTRL2_USB_INT_OUTSEL_INT1N (0 << 0) | |
104 | #define OTHER_IFC_CTRL2_USB_INT_OUTSEL_INT2N (1 << 0) | |
105 | ||
106 | #define REG_CTRL_EN 0xB2 | |
9ebd9616 DB |
107 | #define REG_CTRL_ERROR 0xB5 |
108 | #define ULPI_I2C_CONFLICT_INTEN (1 << 0) | |
109 | ||
110 | #define OTHER_FUNC_CTRL2 0xB8 | |
9ebd9616 DB |
111 | #define OTHER_FUNC_CTRL2_VBAT_TIMER_EN (1 << 0) |
112 | ||
113 | /* following registers do not have separate _clr and _set registers */ | |
114 | #define VBUS_DEBOUNCE 0xC0 | |
115 | #define ID_DEBOUNCE 0xC1 | |
116 | #define VBAT_TIMER 0xD3 | |
117 | #define PHY_PWR_CTRL 0xFD | |
118 | #define PHY_PWR_PHYPWD (1 << 0) | |
119 | #define PHY_CLK_CTRL 0xFE | |
120 | #define PHY_CLK_CTRL_CLOCKGATING_EN (1 << 2) | |
121 | #define PHY_CLK_CTRL_CLK32K_EN (1 << 1) | |
122 | #define REQ_PHY_DPLL_CLK (1 << 0) | |
123 | #define PHY_CLK_CTRL_STS 0xFF | |
124 | #define PHY_DPLL_CLK (1 << 0) | |
125 | ||
9d94e16b | 126 | /* In module TWL_MODULE_PM_MASTER */ |
def6f8b9 | 127 | #define STS_HW_CONDITIONS 0x0F |
9ebd9616 | 128 | |
9d94e16b | 129 | /* In module TWL_MODULE_PM_RECEIVER */ |
9ebd9616 DB |
130 | #define VUSB_DEDICATED1 0x7D |
131 | #define VUSB_DEDICATED2 0x7E | |
132 | #define VUSB1V5_DEV_GRP 0x71 | |
133 | #define VUSB1V5_TYPE 0x72 | |
134 | #define VUSB1V5_REMAP 0x73 | |
135 | #define VUSB1V8_DEV_GRP 0x74 | |
136 | #define VUSB1V8_TYPE 0x75 | |
137 | #define VUSB1V8_REMAP 0x76 | |
138 | #define VUSB3V1_DEV_GRP 0x77 | |
139 | #define VUSB3V1_TYPE 0x78 | |
140 | #define VUSB3V1_REMAP 0x79 | |
141 | ||
142 | /* In module TWL4030_MODULE_INTBR */ | |
143 | #define PMBR1 0x0D | |
144 | #define GPIO_USB_4PIN_ULPI_2430C (3 << 0) | |
145 | ||
9ebd9616 | 146 | struct twl4030_usb { |
74d4aa44 | 147 | struct usb_phy phy; |
9ebd9616 DB |
148 | struct device *dev; |
149 | ||
66760169 JH |
150 | /* TWL4030 internal USB regulator supplies */ |
151 | struct regulator *usb1v5; | |
152 | struct regulator *usb1v8; | |
153 | struct regulator *usb3v1; | |
154 | ||
9ebd9616 DB |
155 | /* for vbus reporting with irqs disabled */ |
156 | spinlock_t lock; | |
157 | ||
158 | /* pin configuration */ | |
159 | enum twl4030_usb_mode usb_mode; | |
160 | ||
161 | int irq; | |
c9721438 | 162 | enum omap_musb_vbus_id_status linkstat; |
a87103a6 | 163 | bool vbus_supplied; |
9ebd9616 DB |
164 | u8 asleep; |
165 | bool irq_enabled; | |
166 | }; | |
167 | ||
168 | /* internal define on top of container_of */ | |
74d4aa44 | 169 | #define phy_to_twl(x) container_of((x), struct twl4030_usb, phy) |
9ebd9616 DB |
170 | |
171 | /*-------------------------------------------------------------------------*/ | |
172 | ||
173 | static int twl4030_i2c_write_u8_verify(struct twl4030_usb *twl, | |
174 | u8 module, u8 data, u8 address) | |
175 | { | |
176 | u8 check; | |
177 | ||
fc7b92fc B |
178 | if ((twl_i2c_write_u8(module, data, address) >= 0) && |
179 | (twl_i2c_read_u8(module, &check, address) >= 0) && | |
9ebd9616 DB |
180 | (check == data)) |
181 | return 0; | |
182 | dev_dbg(twl->dev, "Write%d[%d,0x%x] wrote %02x but read %02x\n", | |
183 | 1, module, address, check, data); | |
184 | ||
185 | /* Failed once: Try again */ | |
fc7b92fc B |
186 | if ((twl_i2c_write_u8(module, data, address) >= 0) && |
187 | (twl_i2c_read_u8(module, &check, address) >= 0) && | |
9ebd9616 DB |
188 | (check == data)) |
189 | return 0; | |
190 | dev_dbg(twl->dev, "Write%d[%d,0x%x] wrote %02x but read %02x\n", | |
191 | 2, module, address, check, data); | |
192 | ||
193 | /* Failed again: Return error */ | |
194 | return -EBUSY; | |
195 | } | |
196 | ||
197 | #define twl4030_usb_write_verify(twl, address, data) \ | |
9d94e16b | 198 | twl4030_i2c_write_u8_verify(twl, TWL_MODULE_USB, (data), (address)) |
9ebd9616 DB |
199 | |
200 | static inline int twl4030_usb_write(struct twl4030_usb *twl, | |
201 | u8 address, u8 data) | |
202 | { | |
203 | int ret = 0; | |
204 | ||
9d94e16b | 205 | ret = twl_i2c_write_u8(TWL_MODULE_USB, data, address); |
9ebd9616 DB |
206 | if (ret < 0) |
207 | dev_dbg(twl->dev, | |
208 | "TWL4030:USB:Write[0x%x] Error %d\n", address, ret); | |
209 | return ret; | |
210 | } | |
211 | ||
212 | static inline int twl4030_readb(struct twl4030_usb *twl, u8 module, u8 address) | |
213 | { | |
214 | u8 data; | |
215 | int ret = 0; | |
216 | ||
fc7b92fc | 217 | ret = twl_i2c_read_u8(module, &data, address); |
9ebd9616 DB |
218 | if (ret >= 0) |
219 | ret = data; | |
220 | else | |
221 | dev_dbg(twl->dev, | |
222 | "TWL4030:readb[0x%x,0x%x] Error %d\n", | |
223 | module, address, ret); | |
224 | ||
225 | return ret; | |
226 | } | |
227 | ||
228 | static inline int twl4030_usb_read(struct twl4030_usb *twl, u8 address) | |
229 | { | |
9d94e16b | 230 | return twl4030_readb(twl, TWL_MODULE_USB, address); |
9ebd9616 DB |
231 | } |
232 | ||
233 | /*-------------------------------------------------------------------------*/ | |
234 | ||
235 | static inline int | |
236 | twl4030_usb_set_bits(struct twl4030_usb *twl, u8 reg, u8 bits) | |
237 | { | |
92a6e6b3 | 238 | return twl4030_usb_write(twl, ULPI_SET(reg), bits); |
9ebd9616 DB |
239 | } |
240 | ||
241 | static inline int | |
242 | twl4030_usb_clear_bits(struct twl4030_usb *twl, u8 reg, u8 bits) | |
243 | { | |
92a6e6b3 | 244 | return twl4030_usb_write(twl, ULPI_CLR(reg), bits); |
9ebd9616 DB |
245 | } |
246 | ||
247 | /*-------------------------------------------------------------------------*/ | |
248 | ||
c9721438 KVA |
249 | static enum omap_musb_vbus_id_status |
250 | twl4030_usb_linkstat(struct twl4030_usb *twl) | |
9ebd9616 DB |
251 | { |
252 | int status; | |
c9721438 | 253 | enum omap_musb_vbus_id_status linkstat = OMAP_MUSB_UNKNOWN; |
9ebd9616 | 254 | |
a87103a6 MK |
255 | twl->vbus_supplied = false; |
256 | ||
def6f8b9 DB |
257 | /* |
258 | * For ID/VBUS sensing, see manual section 15.4.8 ... | |
259 | * except when using only battery backup power, two | |
260 | * comparators produce VBUS_PRES and ID_PRES signals, | |
261 | * which don't match docs elsewhere. But ... BIT(7) | |
262 | * and BIT(2) of STS_HW_CONDITIONS, respectively, do | |
263 | * seem to match up. If either is true the USB_PRES | |
264 | * signal is active, the OTG module is activated, and | |
265 | * its interrupt may be raised (may wake the system). | |
266 | */ | |
9d94e16b | 267 | status = twl4030_readb(twl, TWL_MODULE_PM_MASTER, STS_HW_CONDITIONS); |
9ebd9616 DB |
268 | if (status < 0) |
269 | dev_err(twl->dev, "USB link status err %d\n", status); | |
def6f8b9 | 270 | else if (status & (BIT(7) | BIT(2))) { |
a87103a6 MK |
271 | if (status & (BIT(7))) |
272 | twl->vbus_supplied = true; | |
273 | ||
def6f8b9 | 274 | if (status & BIT(2)) |
c9721438 | 275 | linkstat = OMAP_MUSB_ID_GROUND; |
def6f8b9 | 276 | else |
c9721438 KVA |
277 | linkstat = OMAP_MUSB_VBUS_VALID; |
278 | } else { | |
279 | if (twl->linkstat != OMAP_MUSB_UNKNOWN) | |
280 | linkstat = OMAP_MUSB_VBUS_OFF; | |
281 | } | |
9ebd9616 DB |
282 | |
283 | dev_dbg(twl->dev, "HW_CONDITIONS 0x%02x/%d; link %d\n", | |
284 | status, status, linkstat); | |
285 | ||
286 | /* REVISIT this assumes host and peripheral controllers | |
287 | * are registered, and that both are active... | |
288 | */ | |
289 | ||
290 | spin_lock_irq(&twl->lock); | |
291 | twl->linkstat = linkstat; | |
9ebd9616 DB |
292 | spin_unlock_irq(&twl->lock); |
293 | ||
294 | return linkstat; | |
295 | } | |
296 | ||
297 | static void twl4030_usb_set_mode(struct twl4030_usb *twl, int mode) | |
298 | { | |
299 | twl->usb_mode = mode; | |
300 | ||
301 | switch (mode) { | |
302 | case T2_USB_MODE_ULPI: | |
92a6e6b3 HK |
303 | twl4030_usb_clear_bits(twl, ULPI_IFC_CTRL, |
304 | ULPI_IFC_CTRL_CARKITMODE); | |
9ebd9616 | 305 | twl4030_usb_set_bits(twl, POWER_CTRL, POWER_CTRL_OTG_ENAB); |
92a6e6b3 HK |
306 | twl4030_usb_clear_bits(twl, ULPI_FUNC_CTRL, |
307 | ULPI_FUNC_CTRL_XCVRSEL_MASK | | |
308 | ULPI_FUNC_CTRL_OPMODE_MASK); | |
9ebd9616 DB |
309 | break; |
310 | case -1: | |
311 | /* FIXME: power on defaults */ | |
312 | break; | |
313 | default: | |
314 | dev_err(twl->dev, "unsupported T2 transceiver mode %d\n", | |
315 | mode); | |
316 | break; | |
317 | }; | |
318 | } | |
319 | ||
320 | static void twl4030_i2c_access(struct twl4030_usb *twl, int on) | |
321 | { | |
322 | unsigned long timeout; | |
323 | int val = twl4030_usb_read(twl, PHY_CLK_CTRL); | |
324 | ||
325 | if (val >= 0) { | |
326 | if (on) { | |
327 | /* enable DPLL to access PHY registers over I2C */ | |
328 | val |= REQ_PHY_DPLL_CLK; | |
329 | WARN_ON(twl4030_usb_write_verify(twl, PHY_CLK_CTRL, | |
330 | (u8)val) < 0); | |
331 | ||
332 | timeout = jiffies + HZ; | |
333 | while (!(twl4030_usb_read(twl, PHY_CLK_CTRL_STS) & | |
334 | PHY_DPLL_CLK) | |
335 | && time_before(jiffies, timeout)) | |
336 | udelay(10); | |
337 | if (!(twl4030_usb_read(twl, PHY_CLK_CTRL_STS) & | |
338 | PHY_DPLL_CLK)) | |
339 | dev_err(twl->dev, "Timeout setting T2 HSUSB " | |
340 | "PHY DPLL clock\n"); | |
341 | } else { | |
342 | /* let ULPI control the DPLL clock */ | |
343 | val &= ~REQ_PHY_DPLL_CLK; | |
344 | WARN_ON(twl4030_usb_write_verify(twl, PHY_CLK_CTRL, | |
345 | (u8)val) < 0); | |
346 | } | |
347 | } | |
348 | } | |
349 | ||
fc8f2a76 | 350 | static void __twl4030_phy_power(struct twl4030_usb *twl, int on) |
9ebd9616 | 351 | { |
fc8f2a76 ML |
352 | u8 pwr = twl4030_usb_read(twl, PHY_PWR_CTRL); |
353 | ||
354 | if (on) | |
355 | pwr &= ~PHY_PWR_PHYPWD; | |
356 | else | |
357 | pwr |= PHY_PWR_PHYPWD; | |
9ebd9616 | 358 | |
fc8f2a76 ML |
359 | WARN_ON(twl4030_usb_write_verify(twl, PHY_PWR_CTRL, pwr) < 0); |
360 | } | |
361 | ||
362 | static void twl4030_phy_power(struct twl4030_usb *twl, int on) | |
363 | { | |
9ebd9616 | 364 | if (on) { |
66760169 JH |
365 | regulator_enable(twl->usb3v1); |
366 | regulator_enable(twl->usb1v8); | |
367 | /* | |
368 | * Disabling usb3v1 regulator (= writing 0 to VUSB3V1_DEV_GRP | |
369 | * in twl4030) resets the VUSB_DEDICATED2 register. This reset | |
370 | * enables VUSB3V1_SLEEP bit that remaps usb3v1 ACTIVE state to | |
371 | * SLEEP. We work around this by clearing the bit after usv3v1 | |
372 | * is re-activated. This ensures that VUSB3V1 is really active. | |
373 | */ | |
9d94e16b | 374 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB_DEDICATED2); |
66760169 | 375 | regulator_enable(twl->usb1v5); |
fc8f2a76 | 376 | __twl4030_phy_power(twl, 1); |
9ebd9616 DB |
377 | twl4030_usb_write(twl, PHY_CLK_CTRL, |
378 | twl4030_usb_read(twl, PHY_CLK_CTRL) | | |
379 | (PHY_CLK_CTRL_CLOCKGATING_EN | | |
380 | PHY_CLK_CTRL_CLK32K_EN)); | |
fc8f2a76 ML |
381 | } else { |
382 | __twl4030_phy_power(twl, 0); | |
66760169 JH |
383 | regulator_disable(twl->usb1v5); |
384 | regulator_disable(twl->usb1v8); | |
385 | regulator_disable(twl->usb3v1); | |
9ebd9616 DB |
386 | } |
387 | } | |
388 | ||
389 | static void twl4030_phy_suspend(struct twl4030_usb *twl, int controller_off) | |
390 | { | |
391 | if (twl->asleep) | |
392 | return; | |
393 | ||
394 | twl4030_phy_power(twl, 0); | |
395 | twl->asleep = 1; | |
fc8f2a76 | 396 | dev_dbg(twl->dev, "%s\n", __func__); |
9ebd9616 DB |
397 | } |
398 | ||
fc8f2a76 | 399 | static void __twl4030_phy_resume(struct twl4030_usb *twl) |
9ebd9616 | 400 | { |
9ebd9616 DB |
401 | twl4030_phy_power(twl, 1); |
402 | twl4030_i2c_access(twl, 1); | |
403 | twl4030_usb_set_mode(twl, twl->usb_mode); | |
404 | if (twl->usb_mode == T2_USB_MODE_ULPI) | |
405 | twl4030_i2c_access(twl, 0); | |
fc8f2a76 ML |
406 | } |
407 | ||
408 | static void twl4030_phy_resume(struct twl4030_usb *twl) | |
409 | { | |
410 | if (!twl->asleep) | |
411 | return; | |
412 | __twl4030_phy_resume(twl); | |
9ebd9616 | 413 | twl->asleep = 0; |
fc8f2a76 | 414 | dev_dbg(twl->dev, "%s\n", __func__); |
9ebd9616 DB |
415 | } |
416 | ||
66760169 | 417 | static int twl4030_usb_ldo_init(struct twl4030_usb *twl) |
9ebd9616 DB |
418 | { |
419 | /* Enable writing to power configuration registers */ | |
9d94e16b PU |
420 | twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG1, |
421 | TWL4030_PM_MASTER_PROTECT_KEY); | |
e7944d82 | 422 | |
9d94e16b PU |
423 | twl_i2c_write_u8(TWL_MODULE_PM_MASTER, TWL4030_PM_MASTER_KEY_CFG2, |
424 | TWL4030_PM_MASTER_PROTECT_KEY); | |
9ebd9616 | 425 | |
fc8f2a76 | 426 | /* Keep VUSB3V1 LDO in sleep state until VBUS/ID change detected*/ |
9d94e16b | 427 | /*twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB_DEDICATED2);*/ |
9ebd9616 DB |
428 | |
429 | /* input to VUSB3V1 LDO is from VBAT, not VBUS */ | |
9d94e16b | 430 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0x14, VUSB_DEDICATED1); |
9ebd9616 | 431 | |
66760169 | 432 | /* Initialize 3.1V regulator */ |
9d94e16b | 433 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB3V1_DEV_GRP); |
66760169 JH |
434 | |
435 | twl->usb3v1 = regulator_get(twl->dev, "usb3v1"); | |
436 | if (IS_ERR(twl->usb3v1)) | |
437 | return -ENODEV; | |
438 | ||
9d94e16b | 439 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB3V1_TYPE); |
9ebd9616 | 440 | |
66760169 | 441 | /* Initialize 1.5V regulator */ |
9d94e16b | 442 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB1V5_DEV_GRP); |
66760169 JH |
443 | |
444 | twl->usb1v5 = regulator_get(twl->dev, "usb1v5"); | |
445 | if (IS_ERR(twl->usb1v5)) | |
446 | goto fail1; | |
447 | ||
9d94e16b | 448 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB1V5_TYPE); |
9ebd9616 | 449 | |
66760169 | 450 | /* Initialize 1.8V regulator */ |
9d94e16b | 451 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB1V8_DEV_GRP); |
66760169 JH |
452 | |
453 | twl->usb1v8 = regulator_get(twl->dev, "usb1v8"); | |
454 | if (IS_ERR(twl->usb1v8)) | |
455 | goto fail2; | |
456 | ||
9d94e16b | 457 | twl_i2c_write_u8(TWL_MODULE_PM_RECEIVER, 0, VUSB1V8_TYPE); |
9ebd9616 DB |
458 | |
459 | /* disable access to power configuration registers */ | |
9d94e16b PU |
460 | twl_i2c_write_u8(TWL_MODULE_PM_MASTER, 0, |
461 | TWL4030_PM_MASTER_PROTECT_KEY); | |
66760169 JH |
462 | |
463 | return 0; | |
464 | ||
465 | fail2: | |
466 | regulator_put(twl->usb1v5); | |
467 | twl->usb1v5 = NULL; | |
468 | fail1: | |
469 | regulator_put(twl->usb3v1); | |
470 | twl->usb3v1 = NULL; | |
471 | return -ENODEV; | |
9ebd9616 DB |
472 | } |
473 | ||
474 | static ssize_t twl4030_usb_vbus_show(struct device *dev, | |
475 | struct device_attribute *attr, char *buf) | |
476 | { | |
477 | struct twl4030_usb *twl = dev_get_drvdata(dev); | |
478 | unsigned long flags; | |
479 | int ret = -EINVAL; | |
480 | ||
481 | spin_lock_irqsave(&twl->lock, flags); | |
482 | ret = sprintf(buf, "%s\n", | |
a87103a6 | 483 | twl->vbus_supplied ? "on" : "off"); |
9ebd9616 DB |
484 | spin_unlock_irqrestore(&twl->lock, flags); |
485 | ||
486 | return ret; | |
487 | } | |
488 | static DEVICE_ATTR(vbus, 0444, twl4030_usb_vbus_show, NULL); | |
489 | ||
490 | static irqreturn_t twl4030_usb_irq(int irq, void *_twl) | |
491 | { | |
492 | struct twl4030_usb *twl = _twl; | |
c9721438 | 493 | enum omap_musb_vbus_id_status status; |
9ebd9616 | 494 | |
9ebd9616 | 495 | status = twl4030_usb_linkstat(twl); |
c9721438 | 496 | if (status > 0) { |
9ebd9616 DB |
497 | /* FIXME add a set_power() method so that B-devices can |
498 | * configure the charger appropriately. It's not always | |
499 | * correct to consume VBUS power, and how much current to | |
500 | * consume is a function of the USB configuration chosen | |
501 | * by the host. | |
502 | * | |
503 | * REVISIT usb_gadget_vbus_connect(...) as needed, ditto | |
504 | * its disconnect() sibling, when changing to/from the | |
505 | * USB_LINK_VBUS state. musb_hdrc won't care until it | |
506 | * starts to handle softconnect right. | |
507 | */ | |
c9721438 KVA |
508 | if (status == OMAP_MUSB_VBUS_OFF || |
509 | status == OMAP_MUSB_ID_FLOAT) | |
9ebd9616 DB |
510 | twl4030_phy_suspend(twl, 0); |
511 | else | |
512 | twl4030_phy_resume(twl); | |
be30fc4b | 513 | |
c9721438 | 514 | omap_musb_mailbox(twl->linkstat); |
9ebd9616 DB |
515 | } |
516 | sysfs_notify(&twl->dev->kobj, NULL, "vbus"); | |
517 | ||
518 | return IRQ_HANDLED; | |
519 | } | |
520 | ||
fc8f2a76 ML |
521 | static void twl4030_usb_phy_init(struct twl4030_usb *twl) |
522 | { | |
c9721438 | 523 | enum omap_musb_vbus_id_status status; |
fc8f2a76 ML |
524 | |
525 | status = twl4030_usb_linkstat(twl); | |
c9721438 KVA |
526 | if (status > 0) { |
527 | if (status == OMAP_MUSB_VBUS_OFF || | |
528 | status == OMAP_MUSB_ID_FLOAT) { | |
fc8f2a76 ML |
529 | __twl4030_phy_power(twl, 0); |
530 | twl->asleep = 1; | |
531 | } else { | |
532 | __twl4030_phy_resume(twl); | |
533 | twl->asleep = 0; | |
534 | } | |
535 | ||
c9721438 | 536 | omap_musb_mailbox(twl->linkstat); |
fc8f2a76 ML |
537 | } |
538 | sysfs_notify(&twl->dev->kobj, NULL, "vbus"); | |
539 | } | |
540 | ||
86753811 | 541 | static int twl4030_set_suspend(struct usb_phy *x, int suspend) |
9ebd9616 | 542 | { |
74d4aa44 | 543 | struct twl4030_usb *twl = phy_to_twl(x); |
9ebd9616 DB |
544 | |
545 | if (suspend) | |
546 | twl4030_phy_suspend(twl, 1); | |
547 | else | |
548 | twl4030_phy_resume(twl); | |
549 | ||
550 | return 0; | |
551 | } | |
552 | ||
74d4aa44 HK |
553 | static int twl4030_set_peripheral(struct usb_otg *otg, |
554 | struct usb_gadget *gadget) | |
9ebd9616 | 555 | { |
74d4aa44 | 556 | if (!otg) |
9ebd9616 DB |
557 | return -ENODEV; |
558 | ||
74d4aa44 | 559 | otg->gadget = gadget; |
9ebd9616 | 560 | if (!gadget) |
74d4aa44 | 561 | otg->phy->state = OTG_STATE_UNDEFINED; |
9ebd9616 DB |
562 | |
563 | return 0; | |
564 | } | |
565 | ||
74d4aa44 | 566 | static int twl4030_set_host(struct usb_otg *otg, struct usb_bus *host) |
9ebd9616 | 567 | { |
74d4aa44 | 568 | if (!otg) |
9ebd9616 DB |
569 | return -ENODEV; |
570 | ||
74d4aa44 | 571 | otg->host = host; |
9ebd9616 | 572 | if (!host) |
74d4aa44 | 573 | otg->phy->state = OTG_STATE_UNDEFINED; |
9ebd9616 DB |
574 | |
575 | return 0; | |
576 | } | |
577 | ||
41ac7b3a | 578 | static int twl4030_usb_probe(struct platform_device *pdev) |
9ebd9616 DB |
579 | { |
580 | struct twl4030_usb_data *pdata = pdev->dev.platform_data; | |
581 | struct twl4030_usb *twl; | |
66760169 | 582 | int status, err; |
74d4aa44 | 583 | struct usb_otg *otg; |
f8515f06 | 584 | struct device_node *np = pdev->dev.of_node; |
9ebd9616 | 585 | |
b8a3efa3 | 586 | twl = devm_kzalloc(&pdev->dev, sizeof *twl, GFP_KERNEL); |
9ebd9616 DB |
587 | if (!twl) |
588 | return -ENOMEM; | |
589 | ||
f8515f06 KVA |
590 | if (np) |
591 | of_property_read_u32(np, "usb_mode", | |
592 | (enum twl4030_usb_mode *)&twl->usb_mode); | |
593 | else if (pdata) | |
594 | twl->usb_mode = pdata->usb_mode; | |
595 | else { | |
596 | dev_err(&pdev->dev, "twl4030 initialized without pdata\n"); | |
597 | return -EINVAL; | |
598 | } | |
599 | ||
b8a3efa3 KVA |
600 | otg = devm_kzalloc(&pdev->dev, sizeof *otg, GFP_KERNEL); |
601 | if (!otg) | |
74d4aa44 | 602 | return -ENOMEM; |
74d4aa44 | 603 | |
9ebd9616 DB |
604 | twl->dev = &pdev->dev; |
605 | twl->irq = platform_get_irq(pdev, 0); | |
a87103a6 | 606 | twl->vbus_supplied = false; |
74d4aa44 | 607 | twl->asleep = 1; |
c9721438 | 608 | twl->linkstat = OMAP_MUSB_UNKNOWN; |
74d4aa44 HK |
609 | |
610 | twl->phy.dev = twl->dev; | |
611 | twl->phy.label = "twl4030"; | |
612 | twl->phy.otg = otg; | |
c11747f6 | 613 | twl->phy.type = USB_PHY_TYPE_USB2; |
74d4aa44 HK |
614 | twl->phy.set_suspend = twl4030_set_suspend; |
615 | ||
616 | otg->phy = &twl->phy; | |
617 | otg->set_host = twl4030_set_host; | |
618 | otg->set_peripheral = twl4030_set_peripheral; | |
9ebd9616 DB |
619 | |
620 | /* init spinlock for workqueue */ | |
621 | spin_lock_init(&twl->lock); | |
622 | ||
66760169 JH |
623 | err = twl4030_usb_ldo_init(twl); |
624 | if (err) { | |
625 | dev_err(&pdev->dev, "ldo init failed\n"); | |
66760169 JH |
626 | return err; |
627 | } | |
c11747f6 | 628 | usb_add_phy_dev(&twl->phy); |
9ebd9616 DB |
629 | |
630 | platform_set_drvdata(pdev, twl); | |
631 | if (device_create_file(&pdev->dev, &dev_attr_vbus)) | |
632 | dev_warn(&pdev->dev, "could not create sysfs file\n"); | |
633 | ||
634 | /* Our job is to use irqs and status from the power module | |
635 | * to keep the transceiver disabled when nothing's connected. | |
636 | * | |
637 | * FIXME we actually shouldn't start enabling it until the | |
638 | * USB controller drivers have said they're ready, by calling | |
639 | * set_host() and/or set_peripheral() ... OTG_capable boards | |
640 | * need both handles, otherwise just one suffices. | |
641 | */ | |
642 | twl->irq_enabled = true; | |
8f20960c | 643 | status = request_threaded_irq(twl->irq, NULL, twl4030_usb_irq, |
6b03b133 FB |
644 | IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING | |
645 | IRQF_ONESHOT, "twl4030_usb", twl); | |
9ebd9616 DB |
646 | if (status < 0) { |
647 | dev_dbg(&pdev->dev, "can't get IRQ %d, err %d\n", | |
648 | twl->irq, status); | |
9ebd9616 DB |
649 | return status; |
650 | } | |
651 | ||
fc8f2a76 ML |
652 | /* Power down phy or make it work according to |
653 | * current link state. | |
9ebd9616 | 654 | */ |
fc8f2a76 | 655 | twl4030_usb_phy_init(twl); |
9ebd9616 DB |
656 | |
657 | dev_info(&pdev->dev, "Initialized TWL4030 USB module\n"); | |
658 | return 0; | |
659 | } | |
660 | ||
661 | static int __exit twl4030_usb_remove(struct platform_device *pdev) | |
662 | { | |
663 | struct twl4030_usb *twl = platform_get_drvdata(pdev); | |
664 | int val; | |
665 | ||
666 | free_irq(twl->irq, twl); | |
667 | device_remove_file(twl->dev, &dev_attr_vbus); | |
668 | ||
669 | /* set transceiver mode to power on defaults */ | |
670 | twl4030_usb_set_mode(twl, -1); | |
671 | ||
672 | /* autogate 60MHz ULPI clock, | |
673 | * clear dpll clock request for i2c access, | |
674 | * disable 32KHz | |
675 | */ | |
676 | val = twl4030_usb_read(twl, PHY_CLK_CTRL); | |
677 | if (val >= 0) { | |
678 | val |= PHY_CLK_CTRL_CLOCKGATING_EN; | |
679 | val &= ~(PHY_CLK_CTRL_CLK32K_EN | REQ_PHY_DPLL_CLK); | |
680 | twl4030_usb_write(twl, PHY_CLK_CTRL, (u8)val); | |
681 | } | |
682 | ||
683 | /* disable complete OTG block */ | |
684 | twl4030_usb_clear_bits(twl, POWER_CTRL, POWER_CTRL_OTG_ENAB); | |
685 | ||
c3d6450e JN |
686 | if (!twl->asleep) |
687 | twl4030_phy_power(twl, 0); | |
66760169 JH |
688 | regulator_put(twl->usb1v5); |
689 | regulator_put(twl->usb1v8); | |
690 | regulator_put(twl->usb3v1); | |
9ebd9616 | 691 | |
9ebd9616 DB |
692 | return 0; |
693 | } | |
694 | ||
f8515f06 KVA |
695 | #ifdef CONFIG_OF |
696 | static const struct of_device_id twl4030_usb_id_table[] = { | |
697 | { .compatible = "ti,twl4030-usb" }, | |
698 | {} | |
699 | }; | |
700 | MODULE_DEVICE_TABLE(of, twl4030_usb_id_table); | |
701 | #endif | |
702 | ||
9ebd9616 DB |
703 | static struct platform_driver twl4030_usb_driver = { |
704 | .probe = twl4030_usb_probe, | |
705 | .remove = __exit_p(twl4030_usb_remove), | |
706 | .driver = { | |
707 | .name = "twl4030_usb", | |
708 | .owner = THIS_MODULE, | |
f8515f06 | 709 | .of_match_table = of_match_ptr(twl4030_usb_id_table), |
9ebd9616 DB |
710 | }, |
711 | }; | |
712 | ||
713 | static int __init twl4030_usb_init(void) | |
714 | { | |
715 | return platform_driver_register(&twl4030_usb_driver); | |
716 | } | |
717 | subsys_initcall(twl4030_usb_init); | |
718 | ||
719 | static void __exit twl4030_usb_exit(void) | |
720 | { | |
721 | platform_driver_unregister(&twl4030_usb_driver); | |
722 | } | |
723 | module_exit(twl4030_usb_exit); | |
724 | ||
725 | MODULE_ALIAS("platform:twl4030_usb"); | |
726 | MODULE_AUTHOR("Texas Instruments, Inc, Nokia Corporation"); | |
727 | MODULE_DESCRIPTION("TWL4030 USB transceiver driver"); | |
728 | MODULE_LICENSE("GPL"); |