Commit | Line | Data |
---|---|---|
7f84eef0 SS |
1 | /* |
2 | * xHCI host controller driver | |
3 | * | |
4 | * Copyright (C) 2008 Intel Corp. | |
5 | * | |
6 | * Author: Sarah Sharp | |
7 | * Some code borrowed from the Linux EHCI driver. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but | |
14 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
15 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
16 | * for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software Foundation, | |
20 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
21 | */ | |
22 | ||
23 | /* | |
24 | * Ring initialization rules: | |
25 | * 1. Each segment is initialized to zero, except for link TRBs. | |
26 | * 2. Ring cycle state = 0. This represents Producer Cycle State (PCS) or | |
27 | * Consumer Cycle State (CCS), depending on ring function. | |
28 | * 3. Enqueue pointer = dequeue pointer = address of first TRB in the segment. | |
29 | * | |
30 | * Ring behavior rules: | |
31 | * 1. A ring is empty if enqueue == dequeue. This means there will always be at | |
32 | * least one free TRB in the ring. This is useful if you want to turn that | |
33 | * into a link TRB and expand the ring. | |
34 | * 2. When incrementing an enqueue or dequeue pointer, if the next TRB is a | |
35 | * link TRB, then load the pointer with the address in the link TRB. If the | |
36 | * link TRB had its toggle bit set, you may need to update the ring cycle | |
37 | * state (see cycle bit rules). You may have to do this multiple times | |
38 | * until you reach a non-link TRB. | |
39 | * 3. A ring is full if enqueue++ (for the definition of increment above) | |
40 | * equals the dequeue pointer. | |
41 | * | |
42 | * Cycle bit rules: | |
43 | * 1. When a consumer increments a dequeue pointer and encounters a toggle bit | |
44 | * in a link TRB, it must toggle the ring cycle state. | |
45 | * 2. When a producer increments an enqueue pointer and encounters a toggle bit | |
46 | * in a link TRB, it must toggle the ring cycle state. | |
47 | * | |
48 | * Producer rules: | |
49 | * 1. Check if ring is full before you enqueue. | |
50 | * 2. Write the ring cycle state to the cycle bit in the TRB you're enqueuing. | |
51 | * Update enqueue pointer between each write (which may update the ring | |
52 | * cycle state). | |
53 | * 3. Notify consumer. If SW is producer, it rings the doorbell for command | |
54 | * and endpoint rings. If HC is the producer for the event ring, | |
55 | * and it generates an interrupt according to interrupt modulation rules. | |
56 | * | |
57 | * Consumer rules: | |
58 | * 1. Check if TRB belongs to you. If the cycle bit == your ring cycle state, | |
59 | * the TRB is owned by the consumer. | |
60 | * 2. Update dequeue pointer (which may update the ring cycle state) and | |
61 | * continue processing TRBs until you reach a TRB which is not owned by you. | |
62 | * 3. Notify the producer. SW is the consumer for the event ring, and it | |
63 | * updates event ring dequeue pointer. HC is the consumer for the command and | |
64 | * endpoint rings; it generates events on the event ring for these. | |
65 | */ | |
66 | ||
8a96c052 | 67 | #include <linux/scatterlist.h> |
5a0e3ad6 | 68 | #include <linux/slab.h> |
7f84eef0 SS |
69 | #include "xhci.h" |
70 | ||
be88fe4f AX |
71 | static int handle_cmd_in_cmd_wait_list(struct xhci_hcd *xhci, |
72 | struct xhci_virt_device *virt_dev, | |
73 | struct xhci_event_cmd *event); | |
74 | ||
7f84eef0 SS |
75 | /* |
76 | * Returns zero if the TRB isn't in this segment, otherwise it returns the DMA | |
77 | * address of the TRB. | |
78 | */ | |
23e3be11 | 79 | dma_addr_t xhci_trb_virt_to_dma(struct xhci_segment *seg, |
7f84eef0 SS |
80 | union xhci_trb *trb) |
81 | { | |
6071d836 | 82 | unsigned long segment_offset; |
7f84eef0 | 83 | |
6071d836 | 84 | if (!seg || !trb || trb < seg->trbs) |
7f84eef0 | 85 | return 0; |
6071d836 SS |
86 | /* offset in TRBs */ |
87 | segment_offset = trb - seg->trbs; | |
88 | if (segment_offset > TRBS_PER_SEGMENT) | |
7f84eef0 | 89 | return 0; |
6071d836 | 90 | return seg->dma + (segment_offset * sizeof(*trb)); |
7f84eef0 SS |
91 | } |
92 | ||
93 | /* Does this link TRB point to the first segment in a ring, | |
94 | * or was the previous TRB the last TRB on the last segment in the ERST? | |
95 | */ | |
96 | static inline bool last_trb_on_last_seg(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
97 | struct xhci_segment *seg, union xhci_trb *trb) | |
98 | { | |
99 | if (ring == xhci->event_ring) | |
100 | return (trb == &seg->trbs[TRBS_PER_SEGMENT]) && | |
101 | (seg->next == xhci->event_ring->first_seg); | |
102 | else | |
103 | return trb->link.control & LINK_TOGGLE; | |
104 | } | |
105 | ||
106 | /* Is this TRB a link TRB or was the last TRB the last TRB in this event ring | |
107 | * segment? I.e. would the updated event TRB pointer step off the end of the | |
108 | * event seg? | |
109 | */ | |
110 | static inline int last_trb(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
111 | struct xhci_segment *seg, union xhci_trb *trb) | |
112 | { | |
113 | if (ring == xhci->event_ring) | |
114 | return trb == &seg->trbs[TRBS_PER_SEGMENT]; | |
115 | else | |
116 | return (trb->link.control & TRB_TYPE_BITMASK) == TRB_TYPE(TRB_LINK); | |
117 | } | |
118 | ||
6c12db90 JY |
119 | static inline int enqueue_is_link_trb(struct xhci_ring *ring) |
120 | { | |
121 | struct xhci_link_trb *link = &ring->enqueue->link; | |
122 | return ((link->control & TRB_TYPE_BITMASK) == TRB_TYPE(TRB_LINK)); | |
123 | } | |
124 | ||
ae636747 SS |
125 | /* Updates trb to point to the next TRB in the ring, and updates seg if the next |
126 | * TRB is in a new segment. This does not skip over link TRBs, and it does not | |
127 | * effect the ring dequeue or enqueue pointers. | |
128 | */ | |
129 | static void next_trb(struct xhci_hcd *xhci, | |
130 | struct xhci_ring *ring, | |
131 | struct xhci_segment **seg, | |
132 | union xhci_trb **trb) | |
133 | { | |
134 | if (last_trb(xhci, ring, *seg, *trb)) { | |
135 | *seg = (*seg)->next; | |
136 | *trb = ((*seg)->trbs); | |
137 | } else { | |
a1669b2c | 138 | (*trb)++; |
ae636747 SS |
139 | } |
140 | } | |
141 | ||
7f84eef0 SS |
142 | /* |
143 | * See Cycle bit rules. SW is the consumer for the event ring only. | |
144 | * Don't make a ring full of link TRBs. That would be dumb and this would loop. | |
145 | */ | |
146 | static void inc_deq(struct xhci_hcd *xhci, struct xhci_ring *ring, bool consumer) | |
147 | { | |
148 | union xhci_trb *next = ++(ring->dequeue); | |
66e49d87 | 149 | unsigned long long addr; |
7f84eef0 SS |
150 | |
151 | ring->deq_updates++; | |
152 | /* Update the dequeue pointer further if that was a link TRB or we're at | |
153 | * the end of an event ring segment (which doesn't have link TRBS) | |
154 | */ | |
155 | while (last_trb(xhci, ring, ring->deq_seg, next)) { | |
156 | if (consumer && last_trb_on_last_seg(xhci, ring, ring->deq_seg, next)) { | |
157 | ring->cycle_state = (ring->cycle_state ? 0 : 1); | |
158 | if (!in_interrupt()) | |
700e2052 GKH |
159 | xhci_dbg(xhci, "Toggle cycle state for ring %p = %i\n", |
160 | ring, | |
7f84eef0 SS |
161 | (unsigned int) ring->cycle_state); |
162 | } | |
163 | ring->deq_seg = ring->deq_seg->next; | |
164 | ring->dequeue = ring->deq_seg->trbs; | |
165 | next = ring->dequeue; | |
166 | } | |
66e49d87 SS |
167 | addr = (unsigned long long) xhci_trb_virt_to_dma(ring->deq_seg, ring->dequeue); |
168 | if (ring == xhci->event_ring) | |
169 | xhci_dbg(xhci, "Event ring deq = 0x%llx (DMA)\n", addr); | |
170 | else if (ring == xhci->cmd_ring) | |
171 | xhci_dbg(xhci, "Command ring deq = 0x%llx (DMA)\n", addr); | |
172 | else | |
173 | xhci_dbg(xhci, "Ring deq = 0x%llx (DMA)\n", addr); | |
7f84eef0 SS |
174 | } |
175 | ||
176 | /* | |
177 | * See Cycle bit rules. SW is the consumer for the event ring only. | |
178 | * Don't make a ring full of link TRBs. That would be dumb and this would loop. | |
179 | * | |
180 | * If we've just enqueued a TRB that is in the middle of a TD (meaning the | |
181 | * chain bit is set), then set the chain bit in all the following link TRBs. | |
182 | * If we've enqueued the last TRB in a TD, make sure the following link TRBs | |
183 | * have their chain bit cleared (so that each Link TRB is a separate TD). | |
184 | * | |
185 | * Section 6.4.4.1 of the 0.95 spec says link TRBs cannot have the chain bit | |
b0567b3f SS |
186 | * set, but other sections talk about dealing with the chain bit set. This was |
187 | * fixed in the 0.96 specification errata, but we have to assume that all 0.95 | |
188 | * xHCI hardware can't handle the chain bit being cleared on a link TRB. | |
6cc30d85 SS |
189 | * |
190 | * @more_trbs_coming: Will you enqueue more TRBs before calling | |
191 | * prepare_transfer()? | |
7f84eef0 | 192 | */ |
6cc30d85 SS |
193 | static void inc_enq(struct xhci_hcd *xhci, struct xhci_ring *ring, |
194 | bool consumer, bool more_trbs_coming) | |
7f84eef0 SS |
195 | { |
196 | u32 chain; | |
197 | union xhci_trb *next; | |
66e49d87 | 198 | unsigned long long addr; |
7f84eef0 SS |
199 | |
200 | chain = ring->enqueue->generic.field[3] & TRB_CHAIN; | |
201 | next = ++(ring->enqueue); | |
202 | ||
203 | ring->enq_updates++; | |
204 | /* Update the dequeue pointer further if that was a link TRB or we're at | |
205 | * the end of an event ring segment (which doesn't have link TRBS) | |
206 | */ | |
207 | while (last_trb(xhci, ring, ring->enq_seg, next)) { | |
208 | if (!consumer) { | |
209 | if (ring != xhci->event_ring) { | |
6cc30d85 SS |
210 | /* |
211 | * If the caller doesn't plan on enqueueing more | |
212 | * TDs before ringing the doorbell, then we | |
213 | * don't want to give the link TRB to the | |
214 | * hardware just yet. We'll give the link TRB | |
215 | * back in prepare_ring() just before we enqueue | |
216 | * the TD at the top of the ring. | |
217 | */ | |
218 | if (!chain && !more_trbs_coming) | |
6c12db90 | 219 | break; |
6cc30d85 SS |
220 | |
221 | /* If we're not dealing with 0.95 hardware, | |
222 | * carry over the chain bit of the previous TRB | |
223 | * (which may mean the chain bit is cleared). | |
224 | */ | |
225 | if (!xhci_link_trb_quirk(xhci)) { | |
226 | next->link.control &= ~TRB_CHAIN; | |
227 | next->link.control |= chain; | |
b0567b3f | 228 | } |
6cc30d85 SS |
229 | /* Give this link TRB to the hardware */ |
230 | wmb(); | |
231 | next->link.control ^= TRB_CYCLE; | |
7f84eef0 SS |
232 | } |
233 | /* Toggle the cycle bit after the last ring segment. */ | |
234 | if (last_trb_on_last_seg(xhci, ring, ring->enq_seg, next)) { | |
235 | ring->cycle_state = (ring->cycle_state ? 0 : 1); | |
236 | if (!in_interrupt()) | |
700e2052 GKH |
237 | xhci_dbg(xhci, "Toggle cycle state for ring %p = %i\n", |
238 | ring, | |
7f84eef0 SS |
239 | (unsigned int) ring->cycle_state); |
240 | } | |
241 | } | |
242 | ring->enq_seg = ring->enq_seg->next; | |
243 | ring->enqueue = ring->enq_seg->trbs; | |
244 | next = ring->enqueue; | |
245 | } | |
66e49d87 SS |
246 | addr = (unsigned long long) xhci_trb_virt_to_dma(ring->enq_seg, ring->enqueue); |
247 | if (ring == xhci->event_ring) | |
248 | xhci_dbg(xhci, "Event ring enq = 0x%llx (DMA)\n", addr); | |
249 | else if (ring == xhci->cmd_ring) | |
250 | xhci_dbg(xhci, "Command ring enq = 0x%llx (DMA)\n", addr); | |
251 | else | |
252 | xhci_dbg(xhci, "Ring enq = 0x%llx (DMA)\n", addr); | |
7f84eef0 SS |
253 | } |
254 | ||
255 | /* | |
256 | * Check to see if there's room to enqueue num_trbs on the ring. See rules | |
257 | * above. | |
258 | * FIXME: this would be simpler and faster if we just kept track of the number | |
259 | * of free TRBs in a ring. | |
260 | */ | |
261 | static int room_on_ring(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
262 | unsigned int num_trbs) | |
263 | { | |
264 | int i; | |
265 | union xhci_trb *enq = ring->enqueue; | |
266 | struct xhci_segment *enq_seg = ring->enq_seg; | |
44ebd037 SS |
267 | struct xhci_segment *cur_seg; |
268 | unsigned int left_on_ring; | |
7f84eef0 | 269 | |
6c12db90 JY |
270 | /* If we are currently pointing to a link TRB, advance the |
271 | * enqueue pointer before checking for space */ | |
272 | while (last_trb(xhci, ring, enq_seg, enq)) { | |
273 | enq_seg = enq_seg->next; | |
274 | enq = enq_seg->trbs; | |
275 | } | |
276 | ||
7f84eef0 | 277 | /* Check if ring is empty */ |
44ebd037 SS |
278 | if (enq == ring->dequeue) { |
279 | /* Can't use link trbs */ | |
280 | left_on_ring = TRBS_PER_SEGMENT - 1; | |
281 | for (cur_seg = enq_seg->next; cur_seg != enq_seg; | |
282 | cur_seg = cur_seg->next) | |
283 | left_on_ring += TRBS_PER_SEGMENT - 1; | |
284 | ||
285 | /* Always need one TRB free in the ring. */ | |
286 | left_on_ring -= 1; | |
287 | if (num_trbs > left_on_ring) { | |
288 | xhci_warn(xhci, "Not enough room on ring; " | |
289 | "need %u TRBs, %u TRBs left\n", | |
290 | num_trbs, left_on_ring); | |
291 | return 0; | |
292 | } | |
7f84eef0 | 293 | return 1; |
44ebd037 | 294 | } |
7f84eef0 SS |
295 | /* Make sure there's an extra empty TRB available */ |
296 | for (i = 0; i <= num_trbs; ++i) { | |
297 | if (enq == ring->dequeue) | |
298 | return 0; | |
299 | enq++; | |
300 | while (last_trb(xhci, ring, enq_seg, enq)) { | |
301 | enq_seg = enq_seg->next; | |
302 | enq = enq_seg->trbs; | |
303 | } | |
304 | } | |
305 | return 1; | |
306 | } | |
307 | ||
7f84eef0 | 308 | /* Ring the host controller doorbell after placing a command on the ring */ |
23e3be11 | 309 | void xhci_ring_cmd_db(struct xhci_hcd *xhci) |
7f84eef0 | 310 | { |
7f84eef0 | 311 | xhci_dbg(xhci, "// Ding dong!\n"); |
50d64676 | 312 | xhci_writel(xhci, DB_VALUE_HOST, &xhci->dba->doorbell[0]); |
7f84eef0 SS |
313 | /* Flush PCI posted writes */ |
314 | xhci_readl(xhci, &xhci->dba->doorbell[0]); | |
315 | } | |
316 | ||
be88fe4f | 317 | void xhci_ring_ep_doorbell(struct xhci_hcd *xhci, |
ae636747 | 318 | unsigned int slot_id, |
e9df17eb SS |
319 | unsigned int ep_index, |
320 | unsigned int stream_id) | |
ae636747 | 321 | { |
ae636747 | 322 | __u32 __iomem *db_addr = &xhci->dba->doorbell[slot_id]; |
50d64676 MW |
323 | struct xhci_virt_ep *ep = &xhci->devs[slot_id]->eps[ep_index]; |
324 | unsigned int ep_state = ep->ep_state; | |
ae636747 | 325 | |
ae636747 | 326 | /* Don't ring the doorbell for this endpoint if there are pending |
50d64676 | 327 | * cancellations because we don't want to interrupt processing. |
8df75f42 SS |
328 | * We don't want to restart any stream rings if there's a set dequeue |
329 | * pointer command pending because the device can choose to start any | |
330 | * stream once the endpoint is on the HW schedule. | |
331 | * FIXME - check all the stream rings for pending cancellations. | |
ae636747 | 332 | */ |
50d64676 MW |
333 | if ((ep_state & EP_HALT_PENDING) || (ep_state & SET_DEQ_PENDING) || |
334 | (ep_state & EP_HALTED)) | |
335 | return; | |
336 | xhci_writel(xhci, DB_VALUE(ep_index, stream_id), db_addr); | |
337 | /* The CPU has better things to do at this point than wait for a | |
338 | * write-posting flush. It'll get there soon enough. | |
339 | */ | |
ae636747 SS |
340 | } |
341 | ||
e9df17eb SS |
342 | /* Ring the doorbell for any rings with pending URBs */ |
343 | static void ring_doorbell_for_active_rings(struct xhci_hcd *xhci, | |
344 | unsigned int slot_id, | |
345 | unsigned int ep_index) | |
346 | { | |
347 | unsigned int stream_id; | |
348 | struct xhci_virt_ep *ep; | |
349 | ||
350 | ep = &xhci->devs[slot_id]->eps[ep_index]; | |
351 | ||
352 | /* A ring has pending URBs if its TD list is not empty */ | |
353 | if (!(ep->ep_state & EP_HAS_STREAMS)) { | |
354 | if (!(list_empty(&ep->ring->td_list))) | |
be88fe4f | 355 | xhci_ring_ep_doorbell(xhci, slot_id, ep_index, 0); |
e9df17eb SS |
356 | return; |
357 | } | |
358 | ||
359 | for (stream_id = 1; stream_id < ep->stream_info->num_streams; | |
360 | stream_id++) { | |
361 | struct xhci_stream_info *stream_info = ep->stream_info; | |
362 | if (!list_empty(&stream_info->stream_rings[stream_id]->td_list)) | |
be88fe4f AX |
363 | xhci_ring_ep_doorbell(xhci, slot_id, ep_index, |
364 | stream_id); | |
e9df17eb SS |
365 | } |
366 | } | |
367 | ||
ae636747 SS |
368 | /* |
369 | * Find the segment that trb is in. Start searching in start_seg. | |
370 | * If we must move past a segment that has a link TRB with a toggle cycle state | |
371 | * bit set, then we will toggle the value pointed at by cycle_state. | |
372 | */ | |
373 | static struct xhci_segment *find_trb_seg( | |
374 | struct xhci_segment *start_seg, | |
375 | union xhci_trb *trb, int *cycle_state) | |
376 | { | |
377 | struct xhci_segment *cur_seg = start_seg; | |
378 | struct xhci_generic_trb *generic_trb; | |
379 | ||
380 | while (cur_seg->trbs > trb || | |
381 | &cur_seg->trbs[TRBS_PER_SEGMENT - 1] < trb) { | |
382 | generic_trb = &cur_seg->trbs[TRBS_PER_SEGMENT - 1].generic; | |
54b5acf3 AX |
383 | if ((generic_trb->field[3] & TRB_TYPE_BITMASK) == |
384 | TRB_TYPE(TRB_LINK) && | |
ae636747 SS |
385 | (generic_trb->field[3] & LINK_TOGGLE)) |
386 | *cycle_state = ~(*cycle_state) & 0x1; | |
387 | cur_seg = cur_seg->next; | |
388 | if (cur_seg == start_seg) | |
389 | /* Looped over the entire list. Oops! */ | |
326b4810 | 390 | return NULL; |
ae636747 SS |
391 | } |
392 | return cur_seg; | |
393 | } | |
394 | ||
021bff91 SS |
395 | |
396 | static struct xhci_ring *xhci_triad_to_transfer_ring(struct xhci_hcd *xhci, | |
397 | unsigned int slot_id, unsigned int ep_index, | |
398 | unsigned int stream_id) | |
399 | { | |
400 | struct xhci_virt_ep *ep; | |
401 | ||
402 | ep = &xhci->devs[slot_id]->eps[ep_index]; | |
403 | /* Common case: no streams */ | |
404 | if (!(ep->ep_state & EP_HAS_STREAMS)) | |
405 | return ep->ring; | |
406 | ||
407 | if (stream_id == 0) { | |
408 | xhci_warn(xhci, | |
409 | "WARN: Slot ID %u, ep index %u has streams, " | |
410 | "but URB has no stream ID.\n", | |
411 | slot_id, ep_index); | |
412 | return NULL; | |
413 | } | |
414 | ||
415 | if (stream_id < ep->stream_info->num_streams) | |
416 | return ep->stream_info->stream_rings[stream_id]; | |
417 | ||
418 | xhci_warn(xhci, | |
419 | "WARN: Slot ID %u, ep index %u has " | |
420 | "stream IDs 1 to %u allocated, " | |
421 | "but stream ID %u is requested.\n", | |
422 | slot_id, ep_index, | |
423 | ep->stream_info->num_streams - 1, | |
424 | stream_id); | |
425 | return NULL; | |
426 | } | |
427 | ||
428 | /* Get the right ring for the given URB. | |
429 | * If the endpoint supports streams, boundary check the URB's stream ID. | |
430 | * If the endpoint doesn't support streams, return the singular endpoint ring. | |
431 | */ | |
432 | static struct xhci_ring *xhci_urb_to_transfer_ring(struct xhci_hcd *xhci, | |
433 | struct urb *urb) | |
434 | { | |
435 | return xhci_triad_to_transfer_ring(xhci, urb->dev->slot_id, | |
436 | xhci_get_endpoint_index(&urb->ep->desc), urb->stream_id); | |
437 | } | |
438 | ||
ae636747 SS |
439 | /* |
440 | * Move the xHC's endpoint ring dequeue pointer past cur_td. | |
441 | * Record the new state of the xHC's endpoint ring dequeue segment, | |
442 | * dequeue pointer, and new consumer cycle state in state. | |
443 | * Update our internal representation of the ring's dequeue pointer. | |
444 | * | |
445 | * We do this in three jumps: | |
446 | * - First we update our new ring state to be the same as when the xHC stopped. | |
447 | * - Then we traverse the ring to find the segment that contains | |
448 | * the last TRB in the TD. We toggle the xHC's new cycle state when we pass | |
449 | * any link TRBs with the toggle cycle bit set. | |
450 | * - Finally we move the dequeue state one TRB further, toggling the cycle bit | |
451 | * if we've moved it past a link TRB with the toggle cycle bit set. | |
452 | */ | |
c92bcfa7 | 453 | void xhci_find_new_dequeue_state(struct xhci_hcd *xhci, |
ae636747 | 454 | unsigned int slot_id, unsigned int ep_index, |
e9df17eb SS |
455 | unsigned int stream_id, struct xhci_td *cur_td, |
456 | struct xhci_dequeue_state *state) | |
ae636747 SS |
457 | { |
458 | struct xhci_virt_device *dev = xhci->devs[slot_id]; | |
e9df17eb | 459 | struct xhci_ring *ep_ring; |
ae636747 | 460 | struct xhci_generic_trb *trb; |
d115b048 | 461 | struct xhci_ep_ctx *ep_ctx; |
c92bcfa7 | 462 | dma_addr_t addr; |
ae636747 | 463 | |
e9df17eb SS |
464 | ep_ring = xhci_triad_to_transfer_ring(xhci, slot_id, |
465 | ep_index, stream_id); | |
466 | if (!ep_ring) { | |
467 | xhci_warn(xhci, "WARN can't find new dequeue state " | |
468 | "for invalid stream ID %u.\n", | |
469 | stream_id); | |
470 | return; | |
471 | } | |
ae636747 | 472 | state->new_cycle_state = 0; |
c92bcfa7 | 473 | xhci_dbg(xhci, "Finding segment containing stopped TRB.\n"); |
ae636747 | 474 | state->new_deq_seg = find_trb_seg(cur_td->start_seg, |
63a0d9ab | 475 | dev->eps[ep_index].stopped_trb, |
ae636747 SS |
476 | &state->new_cycle_state); |
477 | if (!state->new_deq_seg) | |
478 | BUG(); | |
479 | /* Dig out the cycle state saved by the xHC during the stop ep cmd */ | |
c92bcfa7 | 480 | xhci_dbg(xhci, "Finding endpoint context\n"); |
d115b048 JY |
481 | ep_ctx = xhci_get_ep_ctx(xhci, dev->out_ctx, ep_index); |
482 | state->new_cycle_state = 0x1 & ep_ctx->deq; | |
ae636747 SS |
483 | |
484 | state->new_deq_ptr = cur_td->last_trb; | |
c92bcfa7 | 485 | xhci_dbg(xhci, "Finding segment containing last TRB in TD.\n"); |
ae636747 SS |
486 | state->new_deq_seg = find_trb_seg(state->new_deq_seg, |
487 | state->new_deq_ptr, | |
488 | &state->new_cycle_state); | |
489 | if (!state->new_deq_seg) | |
490 | BUG(); | |
491 | ||
492 | trb = &state->new_deq_ptr->generic; | |
54b5acf3 | 493 | if ((trb->field[3] & TRB_TYPE_BITMASK) == TRB_TYPE(TRB_LINK) && |
ae636747 SS |
494 | (trb->field[3] & LINK_TOGGLE)) |
495 | state->new_cycle_state = ~(state->new_cycle_state) & 0x1; | |
496 | next_trb(xhci, ep_ring, &state->new_deq_seg, &state->new_deq_ptr); | |
497 | ||
498 | /* Don't update the ring cycle state for the producer (us). */ | |
c92bcfa7 SS |
499 | xhci_dbg(xhci, "New dequeue segment = %p (virtual)\n", |
500 | state->new_deq_seg); | |
501 | addr = xhci_trb_virt_to_dma(state->new_deq_seg, state->new_deq_ptr); | |
502 | xhci_dbg(xhci, "New dequeue pointer = 0x%llx (DMA)\n", | |
503 | (unsigned long long) addr); | |
504 | xhci_dbg(xhci, "Setting dequeue pointer in internal ring state.\n"); | |
ae636747 SS |
505 | ep_ring->dequeue = state->new_deq_ptr; |
506 | ep_ring->deq_seg = state->new_deq_seg; | |
507 | } | |
508 | ||
23e3be11 | 509 | static void td_to_noop(struct xhci_hcd *xhci, struct xhci_ring *ep_ring, |
ae636747 SS |
510 | struct xhci_td *cur_td) |
511 | { | |
512 | struct xhci_segment *cur_seg; | |
513 | union xhci_trb *cur_trb; | |
514 | ||
515 | for (cur_seg = cur_td->start_seg, cur_trb = cur_td->first_trb; | |
516 | true; | |
517 | next_trb(xhci, ep_ring, &cur_seg, &cur_trb)) { | |
518 | if ((cur_trb->generic.field[3] & TRB_TYPE_BITMASK) == | |
519 | TRB_TYPE(TRB_LINK)) { | |
520 | /* Unchain any chained Link TRBs, but | |
521 | * leave the pointers intact. | |
522 | */ | |
523 | cur_trb->generic.field[3] &= ~TRB_CHAIN; | |
524 | xhci_dbg(xhci, "Cancel (unchain) link TRB\n"); | |
700e2052 GKH |
525 | xhci_dbg(xhci, "Address = %p (0x%llx dma); " |
526 | "in seg %p (0x%llx dma)\n", | |
527 | cur_trb, | |
23e3be11 | 528 | (unsigned long long)xhci_trb_virt_to_dma(cur_seg, cur_trb), |
700e2052 GKH |
529 | cur_seg, |
530 | (unsigned long long)cur_seg->dma); | |
ae636747 SS |
531 | } else { |
532 | cur_trb->generic.field[0] = 0; | |
533 | cur_trb->generic.field[1] = 0; | |
534 | cur_trb->generic.field[2] = 0; | |
535 | /* Preserve only the cycle bit of this TRB */ | |
536 | cur_trb->generic.field[3] &= TRB_CYCLE; | |
537 | cur_trb->generic.field[3] |= TRB_TYPE(TRB_TR_NOOP); | |
700e2052 GKH |
538 | xhci_dbg(xhci, "Cancel TRB %p (0x%llx dma) " |
539 | "in seg %p (0x%llx dma)\n", | |
540 | cur_trb, | |
23e3be11 | 541 | (unsigned long long)xhci_trb_virt_to_dma(cur_seg, cur_trb), |
700e2052 GKH |
542 | cur_seg, |
543 | (unsigned long long)cur_seg->dma); | |
ae636747 SS |
544 | } |
545 | if (cur_trb == cur_td->last_trb) | |
546 | break; | |
547 | } | |
548 | } | |
549 | ||
550 | static int queue_set_tr_deq(struct xhci_hcd *xhci, int slot_id, | |
e9df17eb SS |
551 | unsigned int ep_index, unsigned int stream_id, |
552 | struct xhci_segment *deq_seg, | |
ae636747 SS |
553 | union xhci_trb *deq_ptr, u32 cycle_state); |
554 | ||
c92bcfa7 | 555 | void xhci_queue_new_dequeue_state(struct xhci_hcd *xhci, |
63a0d9ab | 556 | unsigned int slot_id, unsigned int ep_index, |
e9df17eb | 557 | unsigned int stream_id, |
63a0d9ab | 558 | struct xhci_dequeue_state *deq_state) |
c92bcfa7 | 559 | { |
63a0d9ab SS |
560 | struct xhci_virt_ep *ep = &xhci->devs[slot_id]->eps[ep_index]; |
561 | ||
c92bcfa7 SS |
562 | xhci_dbg(xhci, "Set TR Deq Ptr cmd, new deq seg = %p (0x%llx dma), " |
563 | "new deq ptr = %p (0x%llx dma), new cycle = %u\n", | |
564 | deq_state->new_deq_seg, | |
565 | (unsigned long long)deq_state->new_deq_seg->dma, | |
566 | deq_state->new_deq_ptr, | |
567 | (unsigned long long)xhci_trb_virt_to_dma(deq_state->new_deq_seg, deq_state->new_deq_ptr), | |
568 | deq_state->new_cycle_state); | |
e9df17eb | 569 | queue_set_tr_deq(xhci, slot_id, ep_index, stream_id, |
c92bcfa7 SS |
570 | deq_state->new_deq_seg, |
571 | deq_state->new_deq_ptr, | |
572 | (u32) deq_state->new_cycle_state); | |
573 | /* Stop the TD queueing code from ringing the doorbell until | |
574 | * this command completes. The HC won't set the dequeue pointer | |
575 | * if the ring is running, and ringing the doorbell starts the | |
576 | * ring running. | |
577 | */ | |
63a0d9ab | 578 | ep->ep_state |= SET_DEQ_PENDING; |
c92bcfa7 SS |
579 | } |
580 | ||
6f5165cf SS |
581 | static inline void xhci_stop_watchdog_timer_in_irq(struct xhci_hcd *xhci, |
582 | struct xhci_virt_ep *ep) | |
583 | { | |
584 | ep->ep_state &= ~EP_HALT_PENDING; | |
585 | /* Can't del_timer_sync in interrupt, so we attempt to cancel. If the | |
586 | * timer is running on another CPU, we don't decrement stop_cmds_pending | |
587 | * (since we didn't successfully stop the watchdog timer). | |
588 | */ | |
589 | if (del_timer(&ep->stop_cmd_timer)) | |
590 | ep->stop_cmds_pending--; | |
591 | } | |
592 | ||
593 | /* Must be called with xhci->lock held in interrupt context */ | |
594 | static void xhci_giveback_urb_in_irq(struct xhci_hcd *xhci, | |
595 | struct xhci_td *cur_td, int status, char *adjective) | |
596 | { | |
214f76f7 | 597 | struct usb_hcd *hcd; |
8e51adcc AX |
598 | struct urb *urb; |
599 | struct urb_priv *urb_priv; | |
6f5165cf | 600 | |
8e51adcc AX |
601 | urb = cur_td->urb; |
602 | urb_priv = urb->hcpriv; | |
603 | urb_priv->td_cnt++; | |
214f76f7 | 604 | hcd = bus_to_hcd(urb->dev->bus); |
6f5165cf | 605 | |
8e51adcc AX |
606 | /* Only giveback urb when this is the last td in urb */ |
607 | if (urb_priv->td_cnt == urb_priv->length) { | |
608 | usb_hcd_unlink_urb_from_ep(hcd, urb); | |
609 | xhci_dbg(xhci, "Giveback %s URB %p\n", adjective, urb); | |
610 | ||
611 | spin_unlock(&xhci->lock); | |
612 | usb_hcd_giveback_urb(hcd, urb, status); | |
613 | xhci_urb_free_priv(xhci, urb_priv); | |
614 | spin_lock(&xhci->lock); | |
615 | xhci_dbg(xhci, "%s URB given back\n", adjective); | |
616 | } | |
6f5165cf SS |
617 | } |
618 | ||
ae636747 SS |
619 | /* |
620 | * When we get a command completion for a Stop Endpoint Command, we need to | |
621 | * unlink any cancelled TDs from the ring. There are two ways to do that: | |
622 | * | |
623 | * 1. If the HW was in the middle of processing the TD that needs to be | |
624 | * cancelled, then we must move the ring's dequeue pointer past the last TRB | |
625 | * in the TD with a Set Dequeue Pointer Command. | |
626 | * 2. Otherwise, we turn all the TRBs in the TD into No-op TRBs (with the chain | |
627 | * bit cleared) so that the HW will skip over them. | |
628 | */ | |
629 | static void handle_stopped_endpoint(struct xhci_hcd *xhci, | |
be88fe4f | 630 | union xhci_trb *trb, struct xhci_event_cmd *event) |
ae636747 SS |
631 | { |
632 | unsigned int slot_id; | |
633 | unsigned int ep_index; | |
be88fe4f | 634 | struct xhci_virt_device *virt_dev; |
ae636747 | 635 | struct xhci_ring *ep_ring; |
63a0d9ab | 636 | struct xhci_virt_ep *ep; |
ae636747 | 637 | struct list_head *entry; |
326b4810 | 638 | struct xhci_td *cur_td = NULL; |
ae636747 SS |
639 | struct xhci_td *last_unlinked_td; |
640 | ||
c92bcfa7 | 641 | struct xhci_dequeue_state deq_state; |
ae636747 | 642 | |
be88fe4f AX |
643 | if (unlikely(TRB_TO_SUSPEND_PORT( |
644 | xhci->cmd_ring->dequeue->generic.field[3]))) { | |
645 | slot_id = TRB_TO_SLOT_ID( | |
646 | xhci->cmd_ring->dequeue->generic.field[3]); | |
647 | virt_dev = xhci->devs[slot_id]; | |
648 | if (virt_dev) | |
649 | handle_cmd_in_cmd_wait_list(xhci, virt_dev, | |
650 | event); | |
651 | else | |
652 | xhci_warn(xhci, "Stop endpoint command " | |
653 | "completion for disabled slot %u\n", | |
654 | slot_id); | |
655 | return; | |
656 | } | |
657 | ||
ae636747 SS |
658 | memset(&deq_state, 0, sizeof(deq_state)); |
659 | slot_id = TRB_TO_SLOT_ID(trb->generic.field[3]); | |
660 | ep_index = TRB_TO_EP_INDEX(trb->generic.field[3]); | |
63a0d9ab | 661 | ep = &xhci->devs[slot_id]->eps[ep_index]; |
ae636747 | 662 | |
678539cf | 663 | if (list_empty(&ep->cancelled_td_list)) { |
6f5165cf | 664 | xhci_stop_watchdog_timer_in_irq(xhci, ep); |
e9df17eb | 665 | ring_doorbell_for_active_rings(xhci, slot_id, ep_index); |
ae636747 | 666 | return; |
678539cf | 667 | } |
ae636747 SS |
668 | |
669 | /* Fix up the ep ring first, so HW stops executing cancelled TDs. | |
670 | * We have the xHCI lock, so nothing can modify this list until we drop | |
671 | * it. We're also in the event handler, so we can't get re-interrupted | |
672 | * if another Stop Endpoint command completes | |
673 | */ | |
63a0d9ab | 674 | list_for_each(entry, &ep->cancelled_td_list) { |
ae636747 | 675 | cur_td = list_entry(entry, struct xhci_td, cancelled_td_list); |
700e2052 GKH |
676 | xhci_dbg(xhci, "Cancelling TD starting at %p, 0x%llx (dma).\n", |
677 | cur_td->first_trb, | |
23e3be11 | 678 | (unsigned long long)xhci_trb_virt_to_dma(cur_td->start_seg, cur_td->first_trb)); |
e9df17eb SS |
679 | ep_ring = xhci_urb_to_transfer_ring(xhci, cur_td->urb); |
680 | if (!ep_ring) { | |
681 | /* This shouldn't happen unless a driver is mucking | |
682 | * with the stream ID after submission. This will | |
683 | * leave the TD on the hardware ring, and the hardware | |
684 | * will try to execute it, and may access a buffer | |
685 | * that has already been freed. In the best case, the | |
686 | * hardware will execute it, and the event handler will | |
687 | * ignore the completion event for that TD, since it was | |
688 | * removed from the td_list for that endpoint. In | |
689 | * short, don't muck with the stream ID after | |
690 | * submission. | |
691 | */ | |
692 | xhci_warn(xhci, "WARN Cancelled URB %p " | |
693 | "has invalid stream ID %u.\n", | |
694 | cur_td->urb, | |
695 | cur_td->urb->stream_id); | |
696 | goto remove_finished_td; | |
697 | } | |
ae636747 SS |
698 | /* |
699 | * If we stopped on the TD we need to cancel, then we have to | |
700 | * move the xHC endpoint ring dequeue pointer past this TD. | |
701 | */ | |
63a0d9ab | 702 | if (cur_td == ep->stopped_td) |
e9df17eb SS |
703 | xhci_find_new_dequeue_state(xhci, slot_id, ep_index, |
704 | cur_td->urb->stream_id, | |
705 | cur_td, &deq_state); | |
ae636747 SS |
706 | else |
707 | td_to_noop(xhci, ep_ring, cur_td); | |
e9df17eb | 708 | remove_finished_td: |
ae636747 SS |
709 | /* |
710 | * The event handler won't see a completion for this TD anymore, | |
711 | * so remove it from the endpoint ring's TD list. Keep it in | |
712 | * the cancelled TD list for URB completion later. | |
713 | */ | |
714 | list_del(&cur_td->td_list); | |
ae636747 SS |
715 | } |
716 | last_unlinked_td = cur_td; | |
6f5165cf | 717 | xhci_stop_watchdog_timer_in_irq(xhci, ep); |
ae636747 SS |
718 | |
719 | /* If necessary, queue a Set Transfer Ring Dequeue Pointer command */ | |
720 | if (deq_state.new_deq_ptr && deq_state.new_deq_seg) { | |
63a0d9ab | 721 | xhci_queue_new_dequeue_state(xhci, |
e9df17eb SS |
722 | slot_id, ep_index, |
723 | ep->stopped_td->urb->stream_id, | |
724 | &deq_state); | |
ac9d8fe7 | 725 | xhci_ring_cmd_db(xhci); |
ae636747 | 726 | } else { |
e9df17eb SS |
727 | /* Otherwise ring the doorbell(s) to restart queued transfers */ |
728 | ring_doorbell_for_active_rings(xhci, slot_id, ep_index); | |
ae636747 | 729 | } |
1624ae1c SS |
730 | ep->stopped_td = NULL; |
731 | ep->stopped_trb = NULL; | |
ae636747 SS |
732 | |
733 | /* | |
734 | * Drop the lock and complete the URBs in the cancelled TD list. | |
735 | * New TDs to be cancelled might be added to the end of the list before | |
736 | * we can complete all the URBs for the TDs we already unlinked. | |
737 | * So stop when we've completed the URB for the last TD we unlinked. | |
738 | */ | |
739 | do { | |
63a0d9ab | 740 | cur_td = list_entry(ep->cancelled_td_list.next, |
ae636747 SS |
741 | struct xhci_td, cancelled_td_list); |
742 | list_del(&cur_td->cancelled_td_list); | |
743 | ||
744 | /* Clean up the cancelled URB */ | |
ae636747 SS |
745 | /* Doesn't matter what we pass for status, since the core will |
746 | * just overwrite it (because the URB has been unlinked). | |
747 | */ | |
6f5165cf | 748 | xhci_giveback_urb_in_irq(xhci, cur_td, 0, "cancelled"); |
ae636747 | 749 | |
6f5165cf SS |
750 | /* Stop processing the cancelled list if the watchdog timer is |
751 | * running. | |
752 | */ | |
753 | if (xhci->xhc_state & XHCI_STATE_DYING) | |
754 | return; | |
ae636747 SS |
755 | } while (cur_td != last_unlinked_td); |
756 | ||
757 | /* Return to the event handler with xhci->lock re-acquired */ | |
758 | } | |
759 | ||
6f5165cf SS |
760 | /* Watchdog timer function for when a stop endpoint command fails to complete. |
761 | * In this case, we assume the host controller is broken or dying or dead. The | |
762 | * host may still be completing some other events, so we have to be careful to | |
763 | * let the event ring handler and the URB dequeueing/enqueueing functions know | |
764 | * through xhci->state. | |
765 | * | |
766 | * The timer may also fire if the host takes a very long time to respond to the | |
767 | * command, and the stop endpoint command completion handler cannot delete the | |
768 | * timer before the timer function is called. Another endpoint cancellation may | |
769 | * sneak in before the timer function can grab the lock, and that may queue | |
770 | * another stop endpoint command and add the timer back. So we cannot use a | |
771 | * simple flag to say whether there is a pending stop endpoint command for a | |
772 | * particular endpoint. | |
773 | * | |
774 | * Instead we use a combination of that flag and a counter for the number of | |
775 | * pending stop endpoint commands. If the timer is the tail end of the last | |
776 | * stop endpoint command, and the endpoint's command is still pending, we assume | |
777 | * the host is dying. | |
778 | */ | |
779 | void xhci_stop_endpoint_command_watchdog(unsigned long arg) | |
780 | { | |
781 | struct xhci_hcd *xhci; | |
782 | struct xhci_virt_ep *ep; | |
783 | struct xhci_virt_ep *temp_ep; | |
784 | struct xhci_ring *ring; | |
785 | struct xhci_td *cur_td; | |
786 | int ret, i, j; | |
787 | ||
788 | ep = (struct xhci_virt_ep *) arg; | |
789 | xhci = ep->xhci; | |
790 | ||
791 | spin_lock(&xhci->lock); | |
792 | ||
793 | ep->stop_cmds_pending--; | |
794 | if (xhci->xhc_state & XHCI_STATE_DYING) { | |
795 | xhci_dbg(xhci, "Stop EP timer ran, but another timer marked " | |
796 | "xHCI as DYING, exiting.\n"); | |
797 | spin_unlock(&xhci->lock); | |
798 | return; | |
799 | } | |
800 | if (!(ep->stop_cmds_pending == 0 && (ep->ep_state & EP_HALT_PENDING))) { | |
801 | xhci_dbg(xhci, "Stop EP timer ran, but no command pending, " | |
802 | "exiting.\n"); | |
803 | spin_unlock(&xhci->lock); | |
804 | return; | |
805 | } | |
806 | ||
807 | xhci_warn(xhci, "xHCI host not responding to stop endpoint command.\n"); | |
808 | xhci_warn(xhci, "Assuming host is dying, halting host.\n"); | |
809 | /* Oops, HC is dead or dying or at least not responding to the stop | |
810 | * endpoint command. | |
811 | */ | |
812 | xhci->xhc_state |= XHCI_STATE_DYING; | |
813 | /* Disable interrupts from the host controller and start halting it */ | |
814 | xhci_quiesce(xhci); | |
815 | spin_unlock(&xhci->lock); | |
816 | ||
817 | ret = xhci_halt(xhci); | |
818 | ||
819 | spin_lock(&xhci->lock); | |
820 | if (ret < 0) { | |
821 | /* This is bad; the host is not responding to commands and it's | |
822 | * not allowing itself to be halted. At least interrupts are | |
ac04e6ff | 823 | * disabled. If we call usb_hc_died(), it will attempt to |
6f5165cf SS |
824 | * disconnect all device drivers under this host. Those |
825 | * disconnect() methods will wait for all URBs to be unlinked, | |
826 | * so we must complete them. | |
827 | */ | |
828 | xhci_warn(xhci, "Non-responsive xHCI host is not halting.\n"); | |
829 | xhci_warn(xhci, "Completing active URBs anyway.\n"); | |
830 | /* We could turn all TDs on the rings to no-ops. This won't | |
831 | * help if the host has cached part of the ring, and is slow if | |
832 | * we want to preserve the cycle bit. Skip it and hope the host | |
833 | * doesn't touch the memory. | |
834 | */ | |
835 | } | |
836 | for (i = 0; i < MAX_HC_SLOTS; i++) { | |
837 | if (!xhci->devs[i]) | |
838 | continue; | |
839 | for (j = 0; j < 31; j++) { | |
840 | temp_ep = &xhci->devs[i]->eps[j]; | |
841 | ring = temp_ep->ring; | |
842 | if (!ring) | |
843 | continue; | |
844 | xhci_dbg(xhci, "Killing URBs for slot ID %u, " | |
845 | "ep index %u\n", i, j); | |
846 | while (!list_empty(&ring->td_list)) { | |
847 | cur_td = list_first_entry(&ring->td_list, | |
848 | struct xhci_td, | |
849 | td_list); | |
850 | list_del(&cur_td->td_list); | |
851 | if (!list_empty(&cur_td->cancelled_td_list)) | |
852 | list_del(&cur_td->cancelled_td_list); | |
853 | xhci_giveback_urb_in_irq(xhci, cur_td, | |
854 | -ESHUTDOWN, "killed"); | |
855 | } | |
856 | while (!list_empty(&temp_ep->cancelled_td_list)) { | |
857 | cur_td = list_first_entry( | |
858 | &temp_ep->cancelled_td_list, | |
859 | struct xhci_td, | |
860 | cancelled_td_list); | |
861 | list_del(&cur_td->cancelled_td_list); | |
862 | xhci_giveback_urb_in_irq(xhci, cur_td, | |
863 | -ESHUTDOWN, "killed"); | |
864 | } | |
865 | } | |
866 | } | |
867 | spin_unlock(&xhci->lock); | |
6f5165cf SS |
868 | xhci_dbg(xhci, "Calling usb_hc_died()\n"); |
869 | usb_hc_died(xhci_to_hcd(xhci)); | |
870 | xhci_dbg(xhci, "xHCI host controller is dead.\n"); | |
871 | } | |
872 | ||
ae636747 SS |
873 | /* |
874 | * When we get a completion for a Set Transfer Ring Dequeue Pointer command, | |
875 | * we need to clear the set deq pending flag in the endpoint ring state, so that | |
876 | * the TD queueing code can ring the doorbell again. We also need to ring the | |
877 | * endpoint doorbell to restart the ring, but only if there aren't more | |
878 | * cancellations pending. | |
879 | */ | |
880 | static void handle_set_deq_completion(struct xhci_hcd *xhci, | |
881 | struct xhci_event_cmd *event, | |
882 | union xhci_trb *trb) | |
883 | { | |
884 | unsigned int slot_id; | |
885 | unsigned int ep_index; | |
e9df17eb | 886 | unsigned int stream_id; |
ae636747 SS |
887 | struct xhci_ring *ep_ring; |
888 | struct xhci_virt_device *dev; | |
d115b048 JY |
889 | struct xhci_ep_ctx *ep_ctx; |
890 | struct xhci_slot_ctx *slot_ctx; | |
ae636747 SS |
891 | |
892 | slot_id = TRB_TO_SLOT_ID(trb->generic.field[3]); | |
893 | ep_index = TRB_TO_EP_INDEX(trb->generic.field[3]); | |
e9df17eb | 894 | stream_id = TRB_TO_STREAM_ID(trb->generic.field[2]); |
ae636747 | 895 | dev = xhci->devs[slot_id]; |
e9df17eb SS |
896 | |
897 | ep_ring = xhci_stream_id_to_ring(dev, ep_index, stream_id); | |
898 | if (!ep_ring) { | |
899 | xhci_warn(xhci, "WARN Set TR deq ptr command for " | |
900 | "freed stream ID %u\n", | |
901 | stream_id); | |
902 | /* XXX: Harmless??? */ | |
903 | dev->eps[ep_index].ep_state &= ~SET_DEQ_PENDING; | |
904 | return; | |
905 | } | |
906 | ||
d115b048 JY |
907 | ep_ctx = xhci_get_ep_ctx(xhci, dev->out_ctx, ep_index); |
908 | slot_ctx = xhci_get_slot_ctx(xhci, dev->out_ctx); | |
ae636747 SS |
909 | |
910 | if (GET_COMP_CODE(event->status) != COMP_SUCCESS) { | |
911 | unsigned int ep_state; | |
912 | unsigned int slot_state; | |
913 | ||
914 | switch (GET_COMP_CODE(event->status)) { | |
915 | case COMP_TRB_ERR: | |
916 | xhci_warn(xhci, "WARN Set TR Deq Ptr cmd invalid because " | |
917 | "of stream ID configuration\n"); | |
918 | break; | |
919 | case COMP_CTX_STATE: | |
920 | xhci_warn(xhci, "WARN Set TR Deq Ptr cmd failed due " | |
921 | "to incorrect slot or ep state.\n"); | |
d115b048 | 922 | ep_state = ep_ctx->ep_info; |
ae636747 | 923 | ep_state &= EP_STATE_MASK; |
d115b048 | 924 | slot_state = slot_ctx->dev_state; |
ae636747 SS |
925 | slot_state = GET_SLOT_STATE(slot_state); |
926 | xhci_dbg(xhci, "Slot state = %u, EP state = %u\n", | |
927 | slot_state, ep_state); | |
928 | break; | |
929 | case COMP_EBADSLT: | |
930 | xhci_warn(xhci, "WARN Set TR Deq Ptr cmd failed because " | |
931 | "slot %u was not enabled.\n", slot_id); | |
932 | break; | |
933 | default: | |
934 | xhci_warn(xhci, "WARN Set TR Deq Ptr cmd with unknown " | |
935 | "completion code of %u.\n", | |
936 | GET_COMP_CODE(event->status)); | |
937 | break; | |
938 | } | |
939 | /* OK what do we do now? The endpoint state is hosed, and we | |
940 | * should never get to this point if the synchronization between | |
941 | * queueing, and endpoint state are correct. This might happen | |
942 | * if the device gets disconnected after we've finished | |
943 | * cancelling URBs, which might not be an error... | |
944 | */ | |
945 | } else { | |
8e595a5d | 946 | xhci_dbg(xhci, "Successful Set TR Deq Ptr cmd, deq = @%08llx\n", |
d115b048 | 947 | ep_ctx->deq); |
ae636747 SS |
948 | } |
949 | ||
63a0d9ab | 950 | dev->eps[ep_index].ep_state &= ~SET_DEQ_PENDING; |
e9df17eb SS |
951 | /* Restart any rings with pending URBs */ |
952 | ring_doorbell_for_active_rings(xhci, slot_id, ep_index); | |
ae636747 SS |
953 | } |
954 | ||
a1587d97 SS |
955 | static void handle_reset_ep_completion(struct xhci_hcd *xhci, |
956 | struct xhci_event_cmd *event, | |
957 | union xhci_trb *trb) | |
958 | { | |
959 | int slot_id; | |
960 | unsigned int ep_index; | |
961 | ||
962 | slot_id = TRB_TO_SLOT_ID(trb->generic.field[3]); | |
963 | ep_index = TRB_TO_EP_INDEX(trb->generic.field[3]); | |
964 | /* This command will only fail if the endpoint wasn't halted, | |
965 | * but we don't care. | |
966 | */ | |
967 | xhci_dbg(xhci, "Ignoring reset ep completion code of %u\n", | |
968 | (unsigned int) GET_COMP_CODE(event->status)); | |
969 | ||
ac9d8fe7 SS |
970 | /* HW with the reset endpoint quirk needs to have a configure endpoint |
971 | * command complete before the endpoint can be used. Queue that here | |
972 | * because the HW can't handle two commands being queued in a row. | |
973 | */ | |
974 | if (xhci->quirks & XHCI_RESET_EP_QUIRK) { | |
975 | xhci_dbg(xhci, "Queueing configure endpoint command\n"); | |
976 | xhci_queue_configure_endpoint(xhci, | |
913a8a34 SS |
977 | xhci->devs[slot_id]->in_ctx->dma, slot_id, |
978 | false); | |
ac9d8fe7 SS |
979 | xhci_ring_cmd_db(xhci); |
980 | } else { | |
e9df17eb | 981 | /* Clear our internal halted state and restart the ring(s) */ |
63a0d9ab | 982 | xhci->devs[slot_id]->eps[ep_index].ep_state &= ~EP_HALTED; |
e9df17eb | 983 | ring_doorbell_for_active_rings(xhci, slot_id, ep_index); |
ac9d8fe7 | 984 | } |
a1587d97 | 985 | } |
ae636747 | 986 | |
a50c8aa9 SS |
987 | /* Check to see if a command in the device's command queue matches this one. |
988 | * Signal the completion or free the command, and return 1. Return 0 if the | |
989 | * completed command isn't at the head of the command list. | |
990 | */ | |
991 | static int handle_cmd_in_cmd_wait_list(struct xhci_hcd *xhci, | |
992 | struct xhci_virt_device *virt_dev, | |
993 | struct xhci_event_cmd *event) | |
994 | { | |
995 | struct xhci_command *command; | |
996 | ||
997 | if (list_empty(&virt_dev->cmd_list)) | |
998 | return 0; | |
999 | ||
1000 | command = list_entry(virt_dev->cmd_list.next, | |
1001 | struct xhci_command, cmd_list); | |
1002 | if (xhci->cmd_ring->dequeue != command->command_trb) | |
1003 | return 0; | |
1004 | ||
1005 | command->status = | |
1006 | GET_COMP_CODE(event->status); | |
1007 | list_del(&command->cmd_list); | |
1008 | if (command->completion) | |
1009 | complete(command->completion); | |
1010 | else | |
1011 | xhci_free_command(xhci, command); | |
1012 | return 1; | |
1013 | } | |
1014 | ||
7f84eef0 SS |
1015 | static void handle_cmd_completion(struct xhci_hcd *xhci, |
1016 | struct xhci_event_cmd *event) | |
1017 | { | |
3ffbba95 | 1018 | int slot_id = TRB_TO_SLOT_ID(event->flags); |
7f84eef0 SS |
1019 | u64 cmd_dma; |
1020 | dma_addr_t cmd_dequeue_dma; | |
ac9d8fe7 | 1021 | struct xhci_input_control_ctx *ctrl_ctx; |
913a8a34 | 1022 | struct xhci_virt_device *virt_dev; |
ac9d8fe7 SS |
1023 | unsigned int ep_index; |
1024 | struct xhci_ring *ep_ring; | |
1025 | unsigned int ep_state; | |
7f84eef0 | 1026 | |
8e595a5d | 1027 | cmd_dma = event->cmd_trb; |
23e3be11 | 1028 | cmd_dequeue_dma = xhci_trb_virt_to_dma(xhci->cmd_ring->deq_seg, |
7f84eef0 SS |
1029 | xhci->cmd_ring->dequeue); |
1030 | /* Is the command ring deq ptr out of sync with the deq seg ptr? */ | |
1031 | if (cmd_dequeue_dma == 0) { | |
1032 | xhci->error_bitmask |= 1 << 4; | |
1033 | return; | |
1034 | } | |
1035 | /* Does the DMA address match our internal dequeue pointer address? */ | |
1036 | if (cmd_dma != (u64) cmd_dequeue_dma) { | |
1037 | xhci->error_bitmask |= 1 << 5; | |
1038 | return; | |
1039 | } | |
1040 | switch (xhci->cmd_ring->dequeue->generic.field[3] & TRB_TYPE_BITMASK) { | |
3ffbba95 SS |
1041 | case TRB_TYPE(TRB_ENABLE_SLOT): |
1042 | if (GET_COMP_CODE(event->status) == COMP_SUCCESS) | |
1043 | xhci->slot_id = slot_id; | |
1044 | else | |
1045 | xhci->slot_id = 0; | |
1046 | complete(&xhci->addr_dev); | |
1047 | break; | |
1048 | case TRB_TYPE(TRB_DISABLE_SLOT): | |
1049 | if (xhci->devs[slot_id]) | |
1050 | xhci_free_virt_device(xhci, slot_id); | |
1051 | break; | |
f94e0186 | 1052 | case TRB_TYPE(TRB_CONFIG_EP): |
913a8a34 | 1053 | virt_dev = xhci->devs[slot_id]; |
a50c8aa9 | 1054 | if (handle_cmd_in_cmd_wait_list(xhci, virt_dev, event)) |
913a8a34 | 1055 | break; |
ac9d8fe7 SS |
1056 | /* |
1057 | * Configure endpoint commands can come from the USB core | |
1058 | * configuration or alt setting changes, or because the HW | |
1059 | * needed an extra configure endpoint command after a reset | |
8df75f42 SS |
1060 | * endpoint command or streams were being configured. |
1061 | * If the command was for a halted endpoint, the xHCI driver | |
1062 | * is not waiting on the configure endpoint command. | |
ac9d8fe7 SS |
1063 | */ |
1064 | ctrl_ctx = xhci_get_input_control_ctx(xhci, | |
913a8a34 | 1065 | virt_dev->in_ctx); |
ac9d8fe7 SS |
1066 | /* Input ctx add_flags are the endpoint index plus one */ |
1067 | ep_index = xhci_last_valid_endpoint(ctrl_ctx->add_flags) - 1; | |
06df5729 | 1068 | /* A usb_set_interface() call directly after clearing a halted |
e9df17eb SS |
1069 | * condition may race on this quirky hardware. Not worth |
1070 | * worrying about, since this is prototype hardware. Not sure | |
1071 | * if this will work for streams, but streams support was | |
1072 | * untested on this prototype. | |
06df5729 | 1073 | */ |
ac9d8fe7 | 1074 | if (xhci->quirks & XHCI_RESET_EP_QUIRK && |
06df5729 SS |
1075 | ep_index != (unsigned int) -1 && |
1076 | ctrl_ctx->add_flags - SLOT_FLAG == | |
1077 | ctrl_ctx->drop_flags) { | |
1078 | ep_ring = xhci->devs[slot_id]->eps[ep_index].ring; | |
1079 | ep_state = xhci->devs[slot_id]->eps[ep_index].ep_state; | |
1080 | if (!(ep_state & EP_HALTED)) | |
1081 | goto bandwidth_change; | |
1082 | xhci_dbg(xhci, "Completed config ep cmd - " | |
1083 | "last ep index = %d, state = %d\n", | |
1084 | ep_index, ep_state); | |
e9df17eb | 1085 | /* Clear internal halted state and restart ring(s) */ |
63a0d9ab | 1086 | xhci->devs[slot_id]->eps[ep_index].ep_state &= |
ac9d8fe7 | 1087 | ~EP_HALTED; |
e9df17eb | 1088 | ring_doorbell_for_active_rings(xhci, slot_id, ep_index); |
06df5729 | 1089 | break; |
ac9d8fe7 | 1090 | } |
06df5729 SS |
1091 | bandwidth_change: |
1092 | xhci_dbg(xhci, "Completed config ep cmd\n"); | |
1093 | xhci->devs[slot_id]->cmd_status = | |
1094 | GET_COMP_CODE(event->status); | |
1095 | complete(&xhci->devs[slot_id]->cmd_completion); | |
f94e0186 | 1096 | break; |
2d3f1fac | 1097 | case TRB_TYPE(TRB_EVAL_CONTEXT): |
ac1c1b7f SS |
1098 | virt_dev = xhci->devs[slot_id]; |
1099 | if (handle_cmd_in_cmd_wait_list(xhci, virt_dev, event)) | |
1100 | break; | |
2d3f1fac SS |
1101 | xhci->devs[slot_id]->cmd_status = GET_COMP_CODE(event->status); |
1102 | complete(&xhci->devs[slot_id]->cmd_completion); | |
1103 | break; | |
3ffbba95 SS |
1104 | case TRB_TYPE(TRB_ADDR_DEV): |
1105 | xhci->devs[slot_id]->cmd_status = GET_COMP_CODE(event->status); | |
1106 | complete(&xhci->addr_dev); | |
1107 | break; | |
ae636747 | 1108 | case TRB_TYPE(TRB_STOP_RING): |
be88fe4f | 1109 | handle_stopped_endpoint(xhci, xhci->cmd_ring->dequeue, event); |
ae636747 SS |
1110 | break; |
1111 | case TRB_TYPE(TRB_SET_DEQ): | |
1112 | handle_set_deq_completion(xhci, event, xhci->cmd_ring->dequeue); | |
1113 | break; | |
7f84eef0 | 1114 | case TRB_TYPE(TRB_CMD_NOOP): |
7f84eef0 | 1115 | break; |
a1587d97 SS |
1116 | case TRB_TYPE(TRB_RESET_EP): |
1117 | handle_reset_ep_completion(xhci, event, xhci->cmd_ring->dequeue); | |
1118 | break; | |
2a8f82c4 SS |
1119 | case TRB_TYPE(TRB_RESET_DEV): |
1120 | xhci_dbg(xhci, "Completed reset device command.\n"); | |
1121 | slot_id = TRB_TO_SLOT_ID( | |
1122 | xhci->cmd_ring->dequeue->generic.field[3]); | |
1123 | virt_dev = xhci->devs[slot_id]; | |
1124 | if (virt_dev) | |
1125 | handle_cmd_in_cmd_wait_list(xhci, virt_dev, event); | |
1126 | else | |
1127 | xhci_warn(xhci, "Reset device command completion " | |
1128 | "for disabled slot %u\n", slot_id); | |
1129 | break; | |
0238634d SS |
1130 | case TRB_TYPE(TRB_NEC_GET_FW): |
1131 | if (!(xhci->quirks & XHCI_NEC_HOST)) { | |
1132 | xhci->error_bitmask |= 1 << 6; | |
1133 | break; | |
1134 | } | |
1135 | xhci_dbg(xhci, "NEC firmware version %2x.%02x\n", | |
1136 | NEC_FW_MAJOR(event->status), | |
1137 | NEC_FW_MINOR(event->status)); | |
1138 | break; | |
7f84eef0 SS |
1139 | default: |
1140 | /* Skip over unknown commands on the event ring */ | |
1141 | xhci->error_bitmask |= 1 << 6; | |
1142 | break; | |
1143 | } | |
1144 | inc_deq(xhci, xhci->cmd_ring, false); | |
1145 | } | |
1146 | ||
0238634d SS |
1147 | static void handle_vendor_event(struct xhci_hcd *xhci, |
1148 | union xhci_trb *event) | |
1149 | { | |
1150 | u32 trb_type; | |
1151 | ||
1152 | trb_type = TRB_FIELD_TO_TYPE(event->generic.field[3]); | |
1153 | xhci_dbg(xhci, "Vendor specific event TRB type = %u\n", trb_type); | |
1154 | if (trb_type == TRB_NEC_CMD_COMP && (xhci->quirks & XHCI_NEC_HOST)) | |
1155 | handle_cmd_completion(xhci, &event->event_cmd); | |
1156 | } | |
1157 | ||
0f2a7930 SS |
1158 | static void handle_port_status(struct xhci_hcd *xhci, |
1159 | union xhci_trb *event) | |
1160 | { | |
56192531 | 1161 | struct usb_hcd *hcd = xhci_to_hcd(xhci); |
0f2a7930 | 1162 | u32 port_id; |
56192531 | 1163 | u32 temp, temp1; |
518e848e | 1164 | int max_ports; |
56192531 | 1165 | int slot_id; |
5308a91b SS |
1166 | unsigned int faked_port_index; |
1167 | u32 __iomem *port_array[15 + USB_MAXCHILDREN]; | |
1168 | int i; | |
20b67cf5 | 1169 | struct xhci_bus_state *bus_state; |
0f2a7930 | 1170 | |
20b67cf5 | 1171 | bus_state = &xhci->bus_state[0]; |
0f2a7930 SS |
1172 | /* Port status change events always have a successful completion code */ |
1173 | if (GET_COMP_CODE(event->generic.field[2]) != COMP_SUCCESS) { | |
1174 | xhci_warn(xhci, "WARN: xHC returned failed port status event\n"); | |
1175 | xhci->error_bitmask |= 1 << 8; | |
1176 | } | |
0f2a7930 SS |
1177 | port_id = GET_PORT_ID(event->generic.field[0]); |
1178 | xhci_dbg(xhci, "Port Status Change Event for port %d\n", port_id); | |
1179 | ||
518e848e SS |
1180 | max_ports = HCS_MAX_PORTS(xhci->hcs_params1); |
1181 | if ((port_id <= 0) || (port_id > max_ports)) { | |
56192531 AX |
1182 | xhci_warn(xhci, "Invalid port id %d\n", port_id); |
1183 | goto cleanup; | |
1184 | } | |
1185 | ||
5308a91b SS |
1186 | for (i = 0; i < max_ports; i++) { |
1187 | if (i < xhci->num_usb3_ports) | |
1188 | port_array[i] = xhci->usb3_ports[i]; | |
1189 | else | |
1190 | port_array[i] = | |
1191 | xhci->usb2_ports[i - xhci->num_usb3_ports]; | |
1192 | } | |
1193 | ||
1194 | faked_port_index = port_id; | |
1195 | temp = xhci_readl(xhci, port_array[faked_port_index]); | |
7111ebc9 | 1196 | if (hcd->state == HC_STATE_SUSPENDED) { |
56192531 AX |
1197 | xhci_dbg(xhci, "resume root hub\n"); |
1198 | usb_hcd_resume_root_hub(hcd); | |
1199 | } | |
1200 | ||
1201 | if ((temp & PORT_PLC) && (temp & PORT_PLS_MASK) == XDEV_RESUME) { | |
1202 | xhci_dbg(xhci, "port resume event for port %d\n", port_id); | |
1203 | ||
1204 | temp1 = xhci_readl(xhci, &xhci->op_regs->command); | |
1205 | if (!(temp1 & CMD_RUN)) { | |
1206 | xhci_warn(xhci, "xHC is not running.\n"); | |
1207 | goto cleanup; | |
1208 | } | |
1209 | ||
1210 | if (DEV_SUPERSPEED(temp)) { | |
1211 | xhci_dbg(xhci, "resume SS port %d\n", port_id); | |
1212 | temp = xhci_port_state_to_neutral(temp); | |
1213 | temp &= ~PORT_PLS_MASK; | |
1214 | temp |= PORT_LINK_STROBE | XDEV_U0; | |
5308a91b | 1215 | xhci_writel(xhci, temp, port_array[faked_port_index]); |
5233630f SS |
1216 | slot_id = xhci_find_slot_id_by_port(hcd, xhci, |
1217 | faked_port_index); | |
56192531 AX |
1218 | if (!slot_id) { |
1219 | xhci_dbg(xhci, "slot_id is zero\n"); | |
1220 | goto cleanup; | |
1221 | } | |
1222 | xhci_ring_device(xhci, slot_id); | |
1223 | xhci_dbg(xhci, "resume SS port %d finished\n", port_id); | |
1224 | /* Clear PORT_PLC */ | |
5308a91b | 1225 | temp = xhci_readl(xhci, port_array[faked_port_index]); |
56192531 AX |
1226 | temp = xhci_port_state_to_neutral(temp); |
1227 | temp |= PORT_PLC; | |
5308a91b | 1228 | xhci_writel(xhci, temp, port_array[faked_port_index]); |
56192531 AX |
1229 | } else { |
1230 | xhci_dbg(xhci, "resume HS port %d\n", port_id); | |
20b67cf5 | 1231 | bus_state->resume_done[port_id - 1] = jiffies + |
56192531 AX |
1232 | msecs_to_jiffies(20); |
1233 | mod_timer(&hcd->rh_timer, | |
20b67cf5 | 1234 | bus_state->resume_done[port_id - 1]); |
56192531 AX |
1235 | /* Do the rest in GetPortStatus */ |
1236 | } | |
1237 | } | |
1238 | ||
1239 | cleanup: | |
0f2a7930 SS |
1240 | /* Update event ring dequeue pointer before dropping the lock */ |
1241 | inc_deq(xhci, xhci->event_ring, true); | |
0f2a7930 SS |
1242 | |
1243 | spin_unlock(&xhci->lock); | |
1244 | /* Pass this up to the core */ | |
1245 | usb_hcd_poll_rh_status(xhci_to_hcd(xhci)); | |
1246 | spin_lock(&xhci->lock); | |
1247 | } | |
1248 | ||
d0e96f5a SS |
1249 | /* |
1250 | * This TD is defined by the TRBs starting at start_trb in start_seg and ending | |
1251 | * at end_trb, which may be in another segment. If the suspect DMA address is a | |
1252 | * TRB in this TD, this function returns that TRB's segment. Otherwise it | |
1253 | * returns 0. | |
1254 | */ | |
6648f29d | 1255 | struct xhci_segment *trb_in_td(struct xhci_segment *start_seg, |
d0e96f5a SS |
1256 | union xhci_trb *start_trb, |
1257 | union xhci_trb *end_trb, | |
1258 | dma_addr_t suspect_dma) | |
1259 | { | |
1260 | dma_addr_t start_dma; | |
1261 | dma_addr_t end_seg_dma; | |
1262 | dma_addr_t end_trb_dma; | |
1263 | struct xhci_segment *cur_seg; | |
1264 | ||
23e3be11 | 1265 | start_dma = xhci_trb_virt_to_dma(start_seg, start_trb); |
d0e96f5a SS |
1266 | cur_seg = start_seg; |
1267 | ||
1268 | do { | |
2fa88daa | 1269 | if (start_dma == 0) |
326b4810 | 1270 | return NULL; |
ae636747 | 1271 | /* We may get an event for a Link TRB in the middle of a TD */ |
23e3be11 | 1272 | end_seg_dma = xhci_trb_virt_to_dma(cur_seg, |
2fa88daa | 1273 | &cur_seg->trbs[TRBS_PER_SEGMENT - 1]); |
d0e96f5a | 1274 | /* If the end TRB isn't in this segment, this is set to 0 */ |
23e3be11 | 1275 | end_trb_dma = xhci_trb_virt_to_dma(cur_seg, end_trb); |
d0e96f5a SS |
1276 | |
1277 | if (end_trb_dma > 0) { | |
1278 | /* The end TRB is in this segment, so suspect should be here */ | |
1279 | if (start_dma <= end_trb_dma) { | |
1280 | if (suspect_dma >= start_dma && suspect_dma <= end_trb_dma) | |
1281 | return cur_seg; | |
1282 | } else { | |
1283 | /* Case for one segment with | |
1284 | * a TD wrapped around to the top | |
1285 | */ | |
1286 | if ((suspect_dma >= start_dma && | |
1287 | suspect_dma <= end_seg_dma) || | |
1288 | (suspect_dma >= cur_seg->dma && | |
1289 | suspect_dma <= end_trb_dma)) | |
1290 | return cur_seg; | |
1291 | } | |
326b4810 | 1292 | return NULL; |
d0e96f5a SS |
1293 | } else { |
1294 | /* Might still be somewhere in this segment */ | |
1295 | if (suspect_dma >= start_dma && suspect_dma <= end_seg_dma) | |
1296 | return cur_seg; | |
1297 | } | |
1298 | cur_seg = cur_seg->next; | |
23e3be11 | 1299 | start_dma = xhci_trb_virt_to_dma(cur_seg, &cur_seg->trbs[0]); |
2fa88daa | 1300 | } while (cur_seg != start_seg); |
d0e96f5a | 1301 | |
326b4810 | 1302 | return NULL; |
d0e96f5a SS |
1303 | } |
1304 | ||
bcef3fd5 SS |
1305 | static void xhci_cleanup_halted_endpoint(struct xhci_hcd *xhci, |
1306 | unsigned int slot_id, unsigned int ep_index, | |
e9df17eb | 1307 | unsigned int stream_id, |
bcef3fd5 SS |
1308 | struct xhci_td *td, union xhci_trb *event_trb) |
1309 | { | |
1310 | struct xhci_virt_ep *ep = &xhci->devs[slot_id]->eps[ep_index]; | |
1311 | ep->ep_state |= EP_HALTED; | |
1312 | ep->stopped_td = td; | |
1313 | ep->stopped_trb = event_trb; | |
e9df17eb | 1314 | ep->stopped_stream = stream_id; |
1624ae1c | 1315 | |
bcef3fd5 SS |
1316 | xhci_queue_reset_ep(xhci, slot_id, ep_index); |
1317 | xhci_cleanup_stalled_ring(xhci, td->urb->dev, ep_index); | |
1624ae1c SS |
1318 | |
1319 | ep->stopped_td = NULL; | |
1320 | ep->stopped_trb = NULL; | |
5e5cf6fc | 1321 | ep->stopped_stream = 0; |
1624ae1c | 1322 | |
bcef3fd5 SS |
1323 | xhci_ring_cmd_db(xhci); |
1324 | } | |
1325 | ||
1326 | /* Check if an error has halted the endpoint ring. The class driver will | |
1327 | * cleanup the halt for a non-default control endpoint if we indicate a stall. | |
1328 | * However, a babble and other errors also halt the endpoint ring, and the class | |
1329 | * driver won't clear the halt in that case, so we need to issue a Set Transfer | |
1330 | * Ring Dequeue Pointer command manually. | |
1331 | */ | |
1332 | static int xhci_requires_manual_halt_cleanup(struct xhci_hcd *xhci, | |
1333 | struct xhci_ep_ctx *ep_ctx, | |
1334 | unsigned int trb_comp_code) | |
1335 | { | |
1336 | /* TRB completion codes that may require a manual halt cleanup */ | |
1337 | if (trb_comp_code == COMP_TX_ERR || | |
1338 | trb_comp_code == COMP_BABBLE || | |
1339 | trb_comp_code == COMP_SPLIT_ERR) | |
1340 | /* The 0.96 spec says a babbling control endpoint | |
1341 | * is not halted. The 0.96 spec says it is. Some HW | |
1342 | * claims to be 0.95 compliant, but it halts the control | |
1343 | * endpoint anyway. Check if a babble halted the | |
1344 | * endpoint. | |
1345 | */ | |
1346 | if ((ep_ctx->ep_info & EP_STATE_MASK) == EP_STATE_HALTED) | |
1347 | return 1; | |
1348 | ||
1349 | return 0; | |
1350 | } | |
1351 | ||
b45b5069 SS |
1352 | int xhci_is_vendor_info_code(struct xhci_hcd *xhci, unsigned int trb_comp_code) |
1353 | { | |
1354 | if (trb_comp_code >= 224 && trb_comp_code <= 255) { | |
1355 | /* Vendor defined "informational" completion code, | |
1356 | * treat as not-an-error. | |
1357 | */ | |
1358 | xhci_dbg(xhci, "Vendor defined info completion code %u\n", | |
1359 | trb_comp_code); | |
1360 | xhci_dbg(xhci, "Treating code as success.\n"); | |
1361 | return 1; | |
1362 | } | |
1363 | return 0; | |
1364 | } | |
1365 | ||
4422da61 AX |
1366 | /* |
1367 | * Finish the td processing, remove the td from td list; | |
1368 | * Return 1 if the urb can be given back. | |
1369 | */ | |
1370 | static int finish_td(struct xhci_hcd *xhci, struct xhci_td *td, | |
1371 | union xhci_trb *event_trb, struct xhci_transfer_event *event, | |
1372 | struct xhci_virt_ep *ep, int *status, bool skip) | |
1373 | { | |
1374 | struct xhci_virt_device *xdev; | |
1375 | struct xhci_ring *ep_ring; | |
1376 | unsigned int slot_id; | |
1377 | int ep_index; | |
1378 | struct urb *urb = NULL; | |
1379 | struct xhci_ep_ctx *ep_ctx; | |
1380 | int ret = 0; | |
8e51adcc | 1381 | struct urb_priv *urb_priv; |
4422da61 AX |
1382 | u32 trb_comp_code; |
1383 | ||
1384 | slot_id = TRB_TO_SLOT_ID(event->flags); | |
1385 | xdev = xhci->devs[slot_id]; | |
1386 | ep_index = TRB_TO_EP_ID(event->flags) - 1; | |
1387 | ep_ring = xhci_dma_to_transfer_ring(ep, event->buffer); | |
1388 | ep_ctx = xhci_get_ep_ctx(xhci, xdev->out_ctx, ep_index); | |
1389 | trb_comp_code = GET_COMP_CODE(event->transfer_len); | |
1390 | ||
1391 | if (skip) | |
1392 | goto td_cleanup; | |
1393 | ||
1394 | if (trb_comp_code == COMP_STOP_INVAL || | |
1395 | trb_comp_code == COMP_STOP) { | |
1396 | /* The Endpoint Stop Command completion will take care of any | |
1397 | * stopped TDs. A stopped TD may be restarted, so don't update | |
1398 | * the ring dequeue pointer or take this TD off any lists yet. | |
1399 | */ | |
1400 | ep->stopped_td = td; | |
1401 | ep->stopped_trb = event_trb; | |
1402 | return 0; | |
1403 | } else { | |
1404 | if (trb_comp_code == COMP_STALL) { | |
1405 | /* The transfer is completed from the driver's | |
1406 | * perspective, but we need to issue a set dequeue | |
1407 | * command for this stalled endpoint to move the dequeue | |
1408 | * pointer past the TD. We can't do that here because | |
1409 | * the halt condition must be cleared first. Let the | |
1410 | * USB class driver clear the stall later. | |
1411 | */ | |
1412 | ep->stopped_td = td; | |
1413 | ep->stopped_trb = event_trb; | |
1414 | ep->stopped_stream = ep_ring->stream_id; | |
1415 | } else if (xhci_requires_manual_halt_cleanup(xhci, | |
1416 | ep_ctx, trb_comp_code)) { | |
1417 | /* Other types of errors halt the endpoint, but the | |
1418 | * class driver doesn't call usb_reset_endpoint() unless | |
1419 | * the error is -EPIPE. Clear the halted status in the | |
1420 | * xHCI hardware manually. | |
1421 | */ | |
1422 | xhci_cleanup_halted_endpoint(xhci, | |
1423 | slot_id, ep_index, ep_ring->stream_id, | |
1424 | td, event_trb); | |
1425 | } else { | |
1426 | /* Update ring dequeue pointer */ | |
1427 | while (ep_ring->dequeue != td->last_trb) | |
1428 | inc_deq(xhci, ep_ring, false); | |
1429 | inc_deq(xhci, ep_ring, false); | |
1430 | } | |
1431 | ||
1432 | td_cleanup: | |
1433 | /* Clean up the endpoint's TD list */ | |
1434 | urb = td->urb; | |
8e51adcc | 1435 | urb_priv = urb->hcpriv; |
4422da61 AX |
1436 | |
1437 | /* Do one last check of the actual transfer length. | |
1438 | * If the host controller said we transferred more data than | |
1439 | * the buffer length, urb->actual_length will be a very big | |
1440 | * number (since it's unsigned). Play it safe and say we didn't | |
1441 | * transfer anything. | |
1442 | */ | |
1443 | if (urb->actual_length > urb->transfer_buffer_length) { | |
1444 | xhci_warn(xhci, "URB transfer length is wrong, " | |
1445 | "xHC issue? req. len = %u, " | |
1446 | "act. len = %u\n", | |
1447 | urb->transfer_buffer_length, | |
1448 | urb->actual_length); | |
1449 | urb->actual_length = 0; | |
1450 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1451 | *status = -EREMOTEIO; | |
1452 | else | |
1453 | *status = 0; | |
1454 | } | |
1455 | list_del(&td->td_list); | |
1456 | /* Was this TD slated to be cancelled but completed anyway? */ | |
1457 | if (!list_empty(&td->cancelled_td_list)) | |
1458 | list_del(&td->cancelled_td_list); | |
1459 | ||
8e51adcc AX |
1460 | urb_priv->td_cnt++; |
1461 | /* Giveback the urb when all the tds are completed */ | |
1462 | if (urb_priv->td_cnt == urb_priv->length) | |
1463 | ret = 1; | |
4422da61 AX |
1464 | } |
1465 | ||
1466 | return ret; | |
1467 | } | |
1468 | ||
8af56be1 AX |
1469 | /* |
1470 | * Process control tds, update urb status and actual_length. | |
1471 | */ | |
1472 | static int process_ctrl_td(struct xhci_hcd *xhci, struct xhci_td *td, | |
1473 | union xhci_trb *event_trb, struct xhci_transfer_event *event, | |
1474 | struct xhci_virt_ep *ep, int *status) | |
1475 | { | |
1476 | struct xhci_virt_device *xdev; | |
1477 | struct xhci_ring *ep_ring; | |
1478 | unsigned int slot_id; | |
1479 | int ep_index; | |
1480 | struct xhci_ep_ctx *ep_ctx; | |
1481 | u32 trb_comp_code; | |
1482 | ||
1483 | slot_id = TRB_TO_SLOT_ID(event->flags); | |
1484 | xdev = xhci->devs[slot_id]; | |
1485 | ep_index = TRB_TO_EP_ID(event->flags) - 1; | |
1486 | ep_ring = xhci_dma_to_transfer_ring(ep, event->buffer); | |
1487 | ep_ctx = xhci_get_ep_ctx(xhci, xdev->out_ctx, ep_index); | |
1488 | trb_comp_code = GET_COMP_CODE(event->transfer_len); | |
1489 | ||
1490 | xhci_debug_trb(xhci, xhci->event_ring->dequeue); | |
1491 | switch (trb_comp_code) { | |
1492 | case COMP_SUCCESS: | |
1493 | if (event_trb == ep_ring->dequeue) { | |
1494 | xhci_warn(xhci, "WARN: Success on ctrl setup TRB " | |
1495 | "without IOC set??\n"); | |
1496 | *status = -ESHUTDOWN; | |
1497 | } else if (event_trb != td->last_trb) { | |
1498 | xhci_warn(xhci, "WARN: Success on ctrl data TRB " | |
1499 | "without IOC set??\n"); | |
1500 | *status = -ESHUTDOWN; | |
1501 | } else { | |
1502 | xhci_dbg(xhci, "Successful control transfer!\n"); | |
1503 | *status = 0; | |
1504 | } | |
1505 | break; | |
1506 | case COMP_SHORT_TX: | |
1507 | xhci_warn(xhci, "WARN: short transfer on control ep\n"); | |
1508 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1509 | *status = -EREMOTEIO; | |
1510 | else | |
1511 | *status = 0; | |
1512 | break; | |
1513 | default: | |
1514 | if (!xhci_requires_manual_halt_cleanup(xhci, | |
1515 | ep_ctx, trb_comp_code)) | |
1516 | break; | |
1517 | xhci_dbg(xhci, "TRB error code %u, " | |
1518 | "halted endpoint index = %u\n", | |
1519 | trb_comp_code, ep_index); | |
1520 | /* else fall through */ | |
1521 | case COMP_STALL: | |
1522 | /* Did we transfer part of the data (middle) phase? */ | |
1523 | if (event_trb != ep_ring->dequeue && | |
1524 | event_trb != td->last_trb) | |
1525 | td->urb->actual_length = | |
1526 | td->urb->transfer_buffer_length | |
1527 | - TRB_LEN(event->transfer_len); | |
1528 | else | |
1529 | td->urb->actual_length = 0; | |
1530 | ||
1531 | xhci_cleanup_halted_endpoint(xhci, | |
1532 | slot_id, ep_index, 0, td, event_trb); | |
1533 | return finish_td(xhci, td, event_trb, event, ep, status, true); | |
1534 | } | |
1535 | /* | |
1536 | * Did we transfer any data, despite the errors that might have | |
1537 | * happened? I.e. did we get past the setup stage? | |
1538 | */ | |
1539 | if (event_trb != ep_ring->dequeue) { | |
1540 | /* The event was for the status stage */ | |
1541 | if (event_trb == td->last_trb) { | |
1542 | if (td->urb->actual_length != 0) { | |
1543 | /* Don't overwrite a previously set error code | |
1544 | */ | |
1545 | if ((*status == -EINPROGRESS || *status == 0) && | |
1546 | (td->urb->transfer_flags | |
1547 | & URB_SHORT_NOT_OK)) | |
1548 | /* Did we already see a short data | |
1549 | * stage? */ | |
1550 | *status = -EREMOTEIO; | |
1551 | } else { | |
1552 | td->urb->actual_length = | |
1553 | td->urb->transfer_buffer_length; | |
1554 | } | |
1555 | } else { | |
1556 | /* Maybe the event was for the data stage? */ | |
1557 | if (trb_comp_code != COMP_STOP_INVAL) { | |
1558 | /* We didn't stop on a link TRB in the middle */ | |
1559 | td->urb->actual_length = | |
1560 | td->urb->transfer_buffer_length - | |
1561 | TRB_LEN(event->transfer_len); | |
1562 | xhci_dbg(xhci, "Waiting for status " | |
1563 | "stage event\n"); | |
1564 | return 0; | |
1565 | } | |
1566 | } | |
1567 | } | |
1568 | ||
1569 | return finish_td(xhci, td, event_trb, event, ep, status, false); | |
1570 | } | |
1571 | ||
04e51901 AX |
1572 | /* |
1573 | * Process isochronous tds, update urb packet status and actual_length. | |
1574 | */ | |
1575 | static int process_isoc_td(struct xhci_hcd *xhci, struct xhci_td *td, | |
1576 | union xhci_trb *event_trb, struct xhci_transfer_event *event, | |
1577 | struct xhci_virt_ep *ep, int *status) | |
1578 | { | |
1579 | struct xhci_ring *ep_ring; | |
1580 | struct urb_priv *urb_priv; | |
1581 | int idx; | |
1582 | int len = 0; | |
1583 | int skip_td = 0; | |
1584 | union xhci_trb *cur_trb; | |
1585 | struct xhci_segment *cur_seg; | |
1586 | u32 trb_comp_code; | |
1587 | ||
1588 | ep_ring = xhci_dma_to_transfer_ring(ep, event->buffer); | |
1589 | trb_comp_code = GET_COMP_CODE(event->transfer_len); | |
1590 | urb_priv = td->urb->hcpriv; | |
1591 | idx = urb_priv->td_cnt; | |
1592 | ||
1593 | if (ep->skip) { | |
1594 | /* The transfer is partly done */ | |
1595 | *status = -EXDEV; | |
1596 | td->urb->iso_frame_desc[idx].status = -EXDEV; | |
1597 | } else { | |
1598 | /* handle completion code */ | |
1599 | switch (trb_comp_code) { | |
1600 | case COMP_SUCCESS: | |
1601 | td->urb->iso_frame_desc[idx].status = 0; | |
1602 | xhci_dbg(xhci, "Successful isoc transfer!\n"); | |
1603 | break; | |
1604 | case COMP_SHORT_TX: | |
1605 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1606 | td->urb->iso_frame_desc[idx].status = | |
1607 | -EREMOTEIO; | |
1608 | else | |
1609 | td->urb->iso_frame_desc[idx].status = 0; | |
1610 | break; | |
1611 | case COMP_BW_OVER: | |
1612 | td->urb->iso_frame_desc[idx].status = -ECOMM; | |
1613 | skip_td = 1; | |
1614 | break; | |
1615 | case COMP_BUFF_OVER: | |
1616 | case COMP_BABBLE: | |
1617 | td->urb->iso_frame_desc[idx].status = -EOVERFLOW; | |
1618 | skip_td = 1; | |
1619 | break; | |
1620 | case COMP_STALL: | |
1621 | td->urb->iso_frame_desc[idx].status = -EPROTO; | |
1622 | skip_td = 1; | |
1623 | break; | |
1624 | case COMP_STOP: | |
1625 | case COMP_STOP_INVAL: | |
1626 | break; | |
1627 | default: | |
1628 | td->urb->iso_frame_desc[idx].status = -1; | |
1629 | break; | |
1630 | } | |
1631 | } | |
1632 | ||
1633 | /* calc actual length */ | |
1634 | if (ep->skip) { | |
1635 | td->urb->iso_frame_desc[idx].actual_length = 0; | |
14184f9b AX |
1636 | /* Update ring dequeue pointer */ |
1637 | while (ep_ring->dequeue != td->last_trb) | |
1638 | inc_deq(xhci, ep_ring, false); | |
1639 | inc_deq(xhci, ep_ring, false); | |
04e51901 AX |
1640 | return finish_td(xhci, td, event_trb, event, ep, status, true); |
1641 | } | |
1642 | ||
1643 | if (trb_comp_code == COMP_SUCCESS || skip_td == 1) { | |
1644 | td->urb->iso_frame_desc[idx].actual_length = | |
1645 | td->urb->iso_frame_desc[idx].length; | |
1646 | td->urb->actual_length += | |
1647 | td->urb->iso_frame_desc[idx].length; | |
1648 | } else { | |
1649 | for (cur_trb = ep_ring->dequeue, | |
1650 | cur_seg = ep_ring->deq_seg; cur_trb != event_trb; | |
1651 | next_trb(xhci, ep_ring, &cur_seg, &cur_trb)) { | |
1652 | if ((cur_trb->generic.field[3] & | |
1653 | TRB_TYPE_BITMASK) != TRB_TYPE(TRB_TR_NOOP) && | |
1654 | (cur_trb->generic.field[3] & | |
1655 | TRB_TYPE_BITMASK) != TRB_TYPE(TRB_LINK)) | |
1656 | len += | |
1657 | TRB_LEN(cur_trb->generic.field[2]); | |
1658 | } | |
1659 | len += TRB_LEN(cur_trb->generic.field[2]) - | |
1660 | TRB_LEN(event->transfer_len); | |
1661 | ||
1662 | if (trb_comp_code != COMP_STOP_INVAL) { | |
1663 | td->urb->iso_frame_desc[idx].actual_length = len; | |
1664 | td->urb->actual_length += len; | |
1665 | } | |
1666 | } | |
1667 | ||
1668 | if ((idx == urb_priv->length - 1) && *status == -EINPROGRESS) | |
1669 | *status = 0; | |
1670 | ||
1671 | return finish_td(xhci, td, event_trb, event, ep, status, false); | |
1672 | } | |
1673 | ||
22405ed2 AX |
1674 | /* |
1675 | * Process bulk and interrupt tds, update urb status and actual_length. | |
1676 | */ | |
1677 | static int process_bulk_intr_td(struct xhci_hcd *xhci, struct xhci_td *td, | |
1678 | union xhci_trb *event_trb, struct xhci_transfer_event *event, | |
1679 | struct xhci_virt_ep *ep, int *status) | |
1680 | { | |
1681 | struct xhci_ring *ep_ring; | |
1682 | union xhci_trb *cur_trb; | |
1683 | struct xhci_segment *cur_seg; | |
1684 | u32 trb_comp_code; | |
1685 | ||
1686 | ep_ring = xhci_dma_to_transfer_ring(ep, event->buffer); | |
1687 | trb_comp_code = GET_COMP_CODE(event->transfer_len); | |
1688 | ||
1689 | switch (trb_comp_code) { | |
1690 | case COMP_SUCCESS: | |
1691 | /* Double check that the HW transferred everything. */ | |
1692 | if (event_trb != td->last_trb) { | |
1693 | xhci_warn(xhci, "WARN Successful completion " | |
1694 | "on short TX\n"); | |
1695 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1696 | *status = -EREMOTEIO; | |
1697 | else | |
1698 | *status = 0; | |
1699 | } else { | |
1700 | if (usb_endpoint_xfer_bulk(&td->urb->ep->desc)) | |
1701 | xhci_dbg(xhci, "Successful bulk " | |
1702 | "transfer!\n"); | |
1703 | else | |
1704 | xhci_dbg(xhci, "Successful interrupt " | |
1705 | "transfer!\n"); | |
1706 | *status = 0; | |
1707 | } | |
1708 | break; | |
1709 | case COMP_SHORT_TX: | |
1710 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1711 | *status = -EREMOTEIO; | |
1712 | else | |
1713 | *status = 0; | |
1714 | break; | |
1715 | default: | |
1716 | /* Others already handled above */ | |
1717 | break; | |
1718 | } | |
f2c565e2 | 1719 | xhci_dbg(xhci, "ep %#x - asked for %d bytes, " |
22405ed2 AX |
1720 | "%d bytes untransferred\n", |
1721 | td->urb->ep->desc.bEndpointAddress, | |
1722 | td->urb->transfer_buffer_length, | |
1723 | TRB_LEN(event->transfer_len)); | |
1724 | /* Fast path - was this the last TRB in the TD for this URB? */ | |
1725 | if (event_trb == td->last_trb) { | |
1726 | if (TRB_LEN(event->transfer_len) != 0) { | |
1727 | td->urb->actual_length = | |
1728 | td->urb->transfer_buffer_length - | |
1729 | TRB_LEN(event->transfer_len); | |
1730 | if (td->urb->transfer_buffer_length < | |
1731 | td->urb->actual_length) { | |
1732 | xhci_warn(xhci, "HC gave bad length " | |
1733 | "of %d bytes left\n", | |
1734 | TRB_LEN(event->transfer_len)); | |
1735 | td->urb->actual_length = 0; | |
1736 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1737 | *status = -EREMOTEIO; | |
1738 | else | |
1739 | *status = 0; | |
1740 | } | |
1741 | /* Don't overwrite a previously set error code */ | |
1742 | if (*status == -EINPROGRESS) { | |
1743 | if (td->urb->transfer_flags & URB_SHORT_NOT_OK) | |
1744 | *status = -EREMOTEIO; | |
1745 | else | |
1746 | *status = 0; | |
1747 | } | |
1748 | } else { | |
1749 | td->urb->actual_length = | |
1750 | td->urb->transfer_buffer_length; | |
1751 | /* Ignore a short packet completion if the | |
1752 | * untransferred length was zero. | |
1753 | */ | |
1754 | if (*status == -EREMOTEIO) | |
1755 | *status = 0; | |
1756 | } | |
1757 | } else { | |
1758 | /* Slow path - walk the list, starting from the dequeue | |
1759 | * pointer, to get the actual length transferred. | |
1760 | */ | |
1761 | td->urb->actual_length = 0; | |
1762 | for (cur_trb = ep_ring->dequeue, cur_seg = ep_ring->deq_seg; | |
1763 | cur_trb != event_trb; | |
1764 | next_trb(xhci, ep_ring, &cur_seg, &cur_trb)) { | |
1765 | if ((cur_trb->generic.field[3] & | |
1766 | TRB_TYPE_BITMASK) != TRB_TYPE(TRB_TR_NOOP) && | |
1767 | (cur_trb->generic.field[3] & | |
1768 | TRB_TYPE_BITMASK) != TRB_TYPE(TRB_LINK)) | |
1769 | td->urb->actual_length += | |
1770 | TRB_LEN(cur_trb->generic.field[2]); | |
1771 | } | |
1772 | /* If the ring didn't stop on a Link or No-op TRB, add | |
1773 | * in the actual bytes transferred from the Normal TRB | |
1774 | */ | |
1775 | if (trb_comp_code != COMP_STOP_INVAL) | |
1776 | td->urb->actual_length += | |
1777 | TRB_LEN(cur_trb->generic.field[2]) - | |
1778 | TRB_LEN(event->transfer_len); | |
1779 | } | |
1780 | ||
1781 | return finish_td(xhci, td, event_trb, event, ep, status, false); | |
1782 | } | |
1783 | ||
d0e96f5a SS |
1784 | /* |
1785 | * If this function returns an error condition, it means it got a Transfer | |
1786 | * event with a corrupted Slot ID, Endpoint ID, or TRB DMA address. | |
1787 | * At this point, the host controller is probably hosed and should be reset. | |
1788 | */ | |
1789 | static int handle_tx_event(struct xhci_hcd *xhci, | |
1790 | struct xhci_transfer_event *event) | |
1791 | { | |
1792 | struct xhci_virt_device *xdev; | |
63a0d9ab | 1793 | struct xhci_virt_ep *ep; |
d0e96f5a | 1794 | struct xhci_ring *ep_ring; |
82d1009f | 1795 | unsigned int slot_id; |
d0e96f5a | 1796 | int ep_index; |
326b4810 | 1797 | struct xhci_td *td = NULL; |
d0e96f5a SS |
1798 | dma_addr_t event_dma; |
1799 | struct xhci_segment *event_seg; | |
1800 | union xhci_trb *event_trb; | |
326b4810 | 1801 | struct urb *urb = NULL; |
d0e96f5a | 1802 | int status = -EINPROGRESS; |
8e51adcc | 1803 | struct urb_priv *urb_priv; |
d115b048 | 1804 | struct xhci_ep_ctx *ep_ctx; |
66d1eebc | 1805 | u32 trb_comp_code; |
4422da61 | 1806 | int ret = 0; |
d0e96f5a | 1807 | |
82d1009f SS |
1808 | slot_id = TRB_TO_SLOT_ID(event->flags); |
1809 | xdev = xhci->devs[slot_id]; | |
d0e96f5a SS |
1810 | if (!xdev) { |
1811 | xhci_err(xhci, "ERROR Transfer event pointed to bad slot\n"); | |
1812 | return -ENODEV; | |
1813 | } | |
1814 | ||
1815 | /* Endpoint ID is 1 based, our index is zero based */ | |
1816 | ep_index = TRB_TO_EP_ID(event->flags) - 1; | |
66e49d87 | 1817 | xhci_dbg(xhci, "%s - ep index = %d\n", __func__, ep_index); |
63a0d9ab | 1818 | ep = &xdev->eps[ep_index]; |
e9df17eb | 1819 | ep_ring = xhci_dma_to_transfer_ring(ep, event->buffer); |
d115b048 | 1820 | ep_ctx = xhci_get_ep_ctx(xhci, xdev->out_ctx, ep_index); |
986a92d4 AX |
1821 | if (!ep_ring || |
1822 | (ep_ctx->ep_info & EP_STATE_MASK) == EP_STATE_DISABLED) { | |
e9df17eb SS |
1823 | xhci_err(xhci, "ERROR Transfer event for disabled endpoint " |
1824 | "or incorrect stream ring\n"); | |
d0e96f5a SS |
1825 | return -ENODEV; |
1826 | } | |
1827 | ||
8e595a5d | 1828 | event_dma = event->buffer; |
66d1eebc | 1829 | trb_comp_code = GET_COMP_CODE(event->transfer_len); |
986a92d4 | 1830 | /* Look for common error cases */ |
66d1eebc | 1831 | switch (trb_comp_code) { |
b10de142 SS |
1832 | /* Skip codes that require special handling depending on |
1833 | * transfer type | |
1834 | */ | |
1835 | case COMP_SUCCESS: | |
1836 | case COMP_SHORT_TX: | |
1837 | break; | |
ae636747 SS |
1838 | case COMP_STOP: |
1839 | xhci_dbg(xhci, "Stopped on Transfer TRB\n"); | |
1840 | break; | |
1841 | case COMP_STOP_INVAL: | |
1842 | xhci_dbg(xhci, "Stopped on No-op or Link TRB\n"); | |
1843 | break; | |
b10de142 SS |
1844 | case COMP_STALL: |
1845 | xhci_warn(xhci, "WARN: Stalled endpoint\n"); | |
63a0d9ab | 1846 | ep->ep_state |= EP_HALTED; |
b10de142 SS |
1847 | status = -EPIPE; |
1848 | break; | |
1849 | case COMP_TRB_ERR: | |
1850 | xhci_warn(xhci, "WARN: TRB error on endpoint\n"); | |
1851 | status = -EILSEQ; | |
1852 | break; | |
ec74e403 | 1853 | case COMP_SPLIT_ERR: |
b10de142 SS |
1854 | case COMP_TX_ERR: |
1855 | xhci_warn(xhci, "WARN: transfer error on endpoint\n"); | |
1856 | status = -EPROTO; | |
1857 | break; | |
4a73143c SS |
1858 | case COMP_BABBLE: |
1859 | xhci_warn(xhci, "WARN: babble error on endpoint\n"); | |
1860 | status = -EOVERFLOW; | |
1861 | break; | |
b10de142 SS |
1862 | case COMP_DB_ERR: |
1863 | xhci_warn(xhci, "WARN: HC couldn't access mem fast enough\n"); | |
1864 | status = -ENOSR; | |
1865 | break; | |
986a92d4 AX |
1866 | case COMP_BW_OVER: |
1867 | xhci_warn(xhci, "WARN: bandwidth overrun event on endpoint\n"); | |
1868 | break; | |
1869 | case COMP_BUFF_OVER: | |
1870 | xhci_warn(xhci, "WARN: buffer overrun event on endpoint\n"); | |
1871 | break; | |
1872 | case COMP_UNDERRUN: | |
1873 | /* | |
1874 | * When the Isoch ring is empty, the xHC will generate | |
1875 | * a Ring Overrun Event for IN Isoch endpoint or Ring | |
1876 | * Underrun Event for OUT Isoch endpoint. | |
1877 | */ | |
1878 | xhci_dbg(xhci, "underrun event on endpoint\n"); | |
1879 | if (!list_empty(&ep_ring->td_list)) | |
1880 | xhci_dbg(xhci, "Underrun Event for slot %d ep %d " | |
1881 | "still with TDs queued?\n", | |
1882 | TRB_TO_SLOT_ID(event->flags), ep_index); | |
1883 | goto cleanup; | |
1884 | case COMP_OVERRUN: | |
1885 | xhci_dbg(xhci, "overrun event on endpoint\n"); | |
1886 | if (!list_empty(&ep_ring->td_list)) | |
1887 | xhci_dbg(xhci, "Overrun Event for slot %d ep %d " | |
1888 | "still with TDs queued?\n", | |
1889 | TRB_TO_SLOT_ID(event->flags), ep_index); | |
1890 | goto cleanup; | |
d18240db AX |
1891 | case COMP_MISSED_INT: |
1892 | /* | |
1893 | * When encounter missed service error, one or more isoc tds | |
1894 | * may be missed by xHC. | |
1895 | * Set skip flag of the ep_ring; Complete the missed tds as | |
1896 | * short transfer when process the ep_ring next time. | |
1897 | */ | |
1898 | ep->skip = true; | |
1899 | xhci_dbg(xhci, "Miss service interval error, set skip flag\n"); | |
1900 | goto cleanup; | |
b10de142 | 1901 | default: |
b45b5069 | 1902 | if (xhci_is_vendor_info_code(xhci, trb_comp_code)) { |
5ad6a529 SS |
1903 | status = 0; |
1904 | break; | |
1905 | } | |
986a92d4 AX |
1906 | xhci_warn(xhci, "ERROR Unknown event condition, HC probably " |
1907 | "busted\n"); | |
1908 | goto cleanup; | |
1909 | } | |
1910 | ||
d18240db AX |
1911 | do { |
1912 | /* This TRB should be in the TD at the head of this ring's | |
1913 | * TD list. | |
1914 | */ | |
1915 | if (list_empty(&ep_ring->td_list)) { | |
1916 | xhci_warn(xhci, "WARN Event TRB for slot %d ep %d " | |
1917 | "with no TDs queued?\n", | |
1918 | TRB_TO_SLOT_ID(event->flags), ep_index); | |
1919 | xhci_dbg(xhci, "Event TRB with TRB type ID %u\n", | |
1920 | (unsigned int) (event->flags & TRB_TYPE_BITMASK)>>10); | |
1921 | xhci_print_trb_offsets(xhci, (union xhci_trb *) event); | |
1922 | if (ep->skip) { | |
1923 | ep->skip = false; | |
1924 | xhci_dbg(xhci, "td_list is empty while skip " | |
1925 | "flag set. Clear skip flag.\n"); | |
1926 | } | |
1927 | ret = 0; | |
1928 | goto cleanup; | |
1929 | } | |
986a92d4 | 1930 | |
d18240db AX |
1931 | td = list_entry(ep_ring->td_list.next, struct xhci_td, td_list); |
1932 | /* Is this a TRB in the currently executing TD? */ | |
1933 | event_seg = trb_in_td(ep_ring->deq_seg, ep_ring->dequeue, | |
1934 | td->last_trb, event_dma); | |
1935 | if (event_seg && ep->skip) { | |
1936 | xhci_dbg(xhci, "Found td. Clear skip flag.\n"); | |
1937 | ep->skip = false; | |
1938 | } | |
1939 | if (!event_seg && | |
1940 | (!ep->skip || !usb_endpoint_xfer_isoc(&td->urb->ep->desc))) { | |
1941 | /* HC is busted, give up! */ | |
1942 | xhci_err(xhci, "ERROR Transfer event TRB DMA ptr not " | |
1943 | "part of current TD\n"); | |
1944 | return -ESHUTDOWN; | |
1945 | } | |
678539cf | 1946 | |
d18240db AX |
1947 | if (event_seg) { |
1948 | event_trb = &event_seg->trbs[(event_dma - | |
1949 | event_seg->dma) / sizeof(*event_trb)]; | |
1950 | /* | |
1951 | * No-op TRB should not trigger interrupts. | |
1952 | * If event_trb is a no-op TRB, it means the | |
1953 | * corresponding TD has been cancelled. Just ignore | |
1954 | * the TD. | |
1955 | */ | |
1956 | if ((event_trb->generic.field[3] & TRB_TYPE_BITMASK) | |
1957 | == TRB_TYPE(TRB_TR_NOOP)) { | |
1958 | xhci_dbg(xhci, "event_trb is a no-op TRB. " | |
1959 | "Skip it\n"); | |
1960 | goto cleanup; | |
1961 | } | |
1962 | } | |
4422da61 | 1963 | |
d18240db AX |
1964 | /* Now update the urb's actual_length and give back to |
1965 | * the core | |
82d1009f | 1966 | */ |
d18240db AX |
1967 | if (usb_endpoint_xfer_control(&td->urb->ep->desc)) |
1968 | ret = process_ctrl_td(xhci, td, event_trb, event, ep, | |
1969 | &status); | |
04e51901 AX |
1970 | else if (usb_endpoint_xfer_isoc(&td->urb->ep->desc)) |
1971 | ret = process_isoc_td(xhci, td, event_trb, event, ep, | |
1972 | &status); | |
d18240db AX |
1973 | else |
1974 | ret = process_bulk_intr_td(xhci, td, event_trb, event, | |
1975 | ep, &status); | |
1976 | ||
1977 | cleanup: | |
1978 | /* | |
1979 | * Do not update event ring dequeue pointer if ep->skip is set. | |
1980 | * Will roll back to continue process missed tds. | |
1981 | */ | |
1982 | if (trb_comp_code == COMP_MISSED_INT || !ep->skip) { | |
1983 | inc_deq(xhci, xhci->event_ring, true); | |
d18240db AX |
1984 | } |
1985 | ||
1986 | if (ret) { | |
1987 | urb = td->urb; | |
8e51adcc | 1988 | urb_priv = urb->hcpriv; |
d18240db AX |
1989 | /* Leave the TD around for the reset endpoint function |
1990 | * to use(but only if it's not a control endpoint, | |
1991 | * since we already queued the Set TR dequeue pointer | |
1992 | * command for stalled control endpoints). | |
1993 | */ | |
1994 | if (usb_endpoint_xfer_control(&urb->ep->desc) || | |
1995 | (trb_comp_code != COMP_STALL && | |
1996 | trb_comp_code != COMP_BABBLE)) | |
8e51adcc | 1997 | xhci_urb_free_priv(xhci, urb_priv); |
d18240db | 1998 | |
214f76f7 | 1999 | usb_hcd_unlink_urb_from_ep(bus_to_hcd(urb->dev->bus), urb); |
d18240db AX |
2000 | xhci_dbg(xhci, "Giveback URB %p, len = %d, " |
2001 | "status = %d\n", | |
2002 | urb, urb->actual_length, status); | |
2003 | spin_unlock(&xhci->lock); | |
214f76f7 | 2004 | usb_hcd_giveback_urb(bus_to_hcd(urb->dev->bus), urb, status); |
d18240db AX |
2005 | spin_lock(&xhci->lock); |
2006 | } | |
2007 | ||
2008 | /* | |
2009 | * If ep->skip is set, it means there are missed tds on the | |
2010 | * endpoint ring need to take care of. | |
2011 | * Process them as short transfer until reach the td pointed by | |
2012 | * the event. | |
2013 | */ | |
2014 | } while (ep->skip && trb_comp_code != COMP_MISSED_INT); | |
2015 | ||
d0e96f5a SS |
2016 | return 0; |
2017 | } | |
2018 | ||
0f2a7930 SS |
2019 | /* |
2020 | * This function handles all OS-owned events on the event ring. It may drop | |
2021 | * xhci->lock between event processing (e.g. to pass up port status changes). | |
2022 | */ | |
d6d98a4d | 2023 | static void xhci_handle_event(struct xhci_hcd *xhci) |
7f84eef0 SS |
2024 | { |
2025 | union xhci_trb *event; | |
0f2a7930 | 2026 | int update_ptrs = 1; |
d0e96f5a | 2027 | int ret; |
7f84eef0 | 2028 | |
66e49d87 | 2029 | xhci_dbg(xhci, "In %s\n", __func__); |
7f84eef0 SS |
2030 | if (!xhci->event_ring || !xhci->event_ring->dequeue) { |
2031 | xhci->error_bitmask |= 1 << 1; | |
2032 | return; | |
2033 | } | |
2034 | ||
2035 | event = xhci->event_ring->dequeue; | |
2036 | /* Does the HC or OS own the TRB? */ | |
2037 | if ((event->event_cmd.flags & TRB_CYCLE) != | |
2038 | xhci->event_ring->cycle_state) { | |
2039 | xhci->error_bitmask |= 1 << 2; | |
2040 | return; | |
2041 | } | |
66e49d87 | 2042 | xhci_dbg(xhci, "%s - OS owns TRB\n", __func__); |
7f84eef0 | 2043 | |
0f2a7930 | 2044 | /* FIXME: Handle more event types. */ |
7f84eef0 SS |
2045 | switch ((event->event_cmd.flags & TRB_TYPE_BITMASK)) { |
2046 | case TRB_TYPE(TRB_COMPLETION): | |
66e49d87 | 2047 | xhci_dbg(xhci, "%s - calling handle_cmd_completion\n", __func__); |
7f84eef0 | 2048 | handle_cmd_completion(xhci, &event->event_cmd); |
66e49d87 | 2049 | xhci_dbg(xhci, "%s - returned from handle_cmd_completion\n", __func__); |
7f84eef0 | 2050 | break; |
0f2a7930 | 2051 | case TRB_TYPE(TRB_PORT_STATUS): |
66e49d87 | 2052 | xhci_dbg(xhci, "%s - calling handle_port_status\n", __func__); |
0f2a7930 | 2053 | handle_port_status(xhci, event); |
66e49d87 | 2054 | xhci_dbg(xhci, "%s - returned from handle_port_status\n", __func__); |
0f2a7930 SS |
2055 | update_ptrs = 0; |
2056 | break; | |
d0e96f5a | 2057 | case TRB_TYPE(TRB_TRANSFER): |
66e49d87 | 2058 | xhci_dbg(xhci, "%s - calling handle_tx_event\n", __func__); |
d0e96f5a | 2059 | ret = handle_tx_event(xhci, &event->trans_event); |
66e49d87 | 2060 | xhci_dbg(xhci, "%s - returned from handle_tx_event\n", __func__); |
d0e96f5a SS |
2061 | if (ret < 0) |
2062 | xhci->error_bitmask |= 1 << 9; | |
2063 | else | |
2064 | update_ptrs = 0; | |
2065 | break; | |
7f84eef0 | 2066 | default: |
0238634d SS |
2067 | if ((event->event_cmd.flags & TRB_TYPE_BITMASK) >= TRB_TYPE(48)) |
2068 | handle_vendor_event(xhci, event); | |
2069 | else | |
2070 | xhci->error_bitmask |= 1 << 3; | |
7f84eef0 | 2071 | } |
6f5165cf SS |
2072 | /* Any of the above functions may drop and re-acquire the lock, so check |
2073 | * to make sure a watchdog timer didn't mark the host as non-responsive. | |
2074 | */ | |
2075 | if (xhci->xhc_state & XHCI_STATE_DYING) { | |
2076 | xhci_dbg(xhci, "xHCI host dying, returning from " | |
2077 | "event handler.\n"); | |
2078 | return; | |
2079 | } | |
7f84eef0 | 2080 | |
c06d68b8 SS |
2081 | if (update_ptrs) |
2082 | /* Update SW event ring dequeue pointer */ | |
0f2a7930 | 2083 | inc_deq(xhci, xhci->event_ring, true); |
c06d68b8 | 2084 | |
7f84eef0 | 2085 | /* Are there more items on the event ring? */ |
b7258a4a | 2086 | xhci_handle_event(xhci); |
7f84eef0 | 2087 | } |
9032cd52 SS |
2088 | |
2089 | /* | |
2090 | * xHCI spec says we can get an interrupt, and if the HC has an error condition, | |
2091 | * we might get bad data out of the event ring. Section 4.10.2.7 has a list of | |
2092 | * indicators of an event TRB error, but we check the status *first* to be safe. | |
2093 | */ | |
2094 | irqreturn_t xhci_irq(struct usb_hcd *hcd) | |
2095 | { | |
2096 | struct xhci_hcd *xhci = hcd_to_xhci(hcd); | |
c21599a3 | 2097 | u32 status; |
9032cd52 | 2098 | union xhci_trb *trb; |
bda53145 | 2099 | u64 temp_64; |
c06d68b8 SS |
2100 | union xhci_trb *event_ring_deq; |
2101 | dma_addr_t deq; | |
9032cd52 SS |
2102 | |
2103 | spin_lock(&xhci->lock); | |
2104 | trb = xhci->event_ring->dequeue; | |
2105 | /* Check if the xHC generated the interrupt, or the irq is shared */ | |
27e0dd4d | 2106 | status = xhci_readl(xhci, &xhci->op_regs->status); |
c21599a3 | 2107 | if (status == 0xffffffff) |
9032cd52 SS |
2108 | goto hw_died; |
2109 | ||
c21599a3 | 2110 | if (!(status & STS_EINT)) { |
9032cd52 | 2111 | spin_unlock(&xhci->lock); |
9032cd52 SS |
2112 | return IRQ_NONE; |
2113 | } | |
27e0dd4d | 2114 | xhci_dbg(xhci, "op reg status = %08x\n", status); |
9032cd52 SS |
2115 | xhci_dbg(xhci, "Event ring dequeue ptr:\n"); |
2116 | xhci_dbg(xhci, "@%llx %08x %08x %08x %08x\n", | |
2117 | (unsigned long long) | |
2118 | xhci_trb_virt_to_dma(xhci->event_ring->deq_seg, trb), | |
2119 | lower_32_bits(trb->link.segment_ptr), | |
2120 | upper_32_bits(trb->link.segment_ptr), | |
2121 | (unsigned int) trb->link.intr_target, | |
2122 | (unsigned int) trb->link.control); | |
2123 | ||
27e0dd4d | 2124 | if (status & STS_FATAL) { |
9032cd52 SS |
2125 | xhci_warn(xhci, "WARNING: Host System Error\n"); |
2126 | xhci_halt(xhci); | |
2127 | hw_died: | |
9032cd52 SS |
2128 | spin_unlock(&xhci->lock); |
2129 | return -ESHUTDOWN; | |
2130 | } | |
2131 | ||
bda53145 SS |
2132 | /* |
2133 | * Clear the op reg interrupt status first, | |
2134 | * so we can receive interrupts from other MSI-X interrupters. | |
2135 | * Write 1 to clear the interrupt status. | |
2136 | */ | |
27e0dd4d SS |
2137 | status |= STS_EINT; |
2138 | xhci_writel(xhci, status, &xhci->op_regs->status); | |
bda53145 SS |
2139 | /* FIXME when MSI-X is supported and there are multiple vectors */ |
2140 | /* Clear the MSI-X event interrupt status */ | |
2141 | ||
c21599a3 SS |
2142 | if (hcd->irq != -1) { |
2143 | u32 irq_pending; | |
2144 | /* Acknowledge the PCI interrupt */ | |
2145 | irq_pending = xhci_readl(xhci, &xhci->ir_set->irq_pending); | |
2146 | irq_pending |= 0x3; | |
2147 | xhci_writel(xhci, irq_pending, &xhci->ir_set->irq_pending); | |
2148 | } | |
bda53145 | 2149 | |
c06d68b8 | 2150 | if (xhci->xhc_state & XHCI_STATE_DYING) { |
bda53145 SS |
2151 | xhci_dbg(xhci, "xHCI dying, ignoring interrupt. " |
2152 | "Shouldn't IRQs be disabled?\n"); | |
c06d68b8 SS |
2153 | /* Clear the event handler busy flag (RW1C); |
2154 | * the event ring should be empty. | |
bda53145 | 2155 | */ |
c06d68b8 SS |
2156 | temp_64 = xhci_read_64(xhci, &xhci->ir_set->erst_dequeue); |
2157 | xhci_write_64(xhci, temp_64 | ERST_EHB, | |
2158 | &xhci->ir_set->erst_dequeue); | |
2159 | spin_unlock(&xhci->lock); | |
2160 | ||
2161 | return IRQ_HANDLED; | |
2162 | } | |
2163 | ||
2164 | event_ring_deq = xhci->event_ring->dequeue; | |
2165 | /* FIXME this should be a delayed service routine | |
2166 | * that clears the EHB. | |
2167 | */ | |
2168 | xhci_handle_event(xhci); | |
bda53145 | 2169 | |
bda53145 | 2170 | temp_64 = xhci_read_64(xhci, &xhci->ir_set->erst_dequeue); |
c06d68b8 SS |
2171 | /* If necessary, update the HW's version of the event ring deq ptr. */ |
2172 | if (event_ring_deq != xhci->event_ring->dequeue) { | |
2173 | deq = xhci_trb_virt_to_dma(xhci->event_ring->deq_seg, | |
2174 | xhci->event_ring->dequeue); | |
2175 | if (deq == 0) | |
2176 | xhci_warn(xhci, "WARN something wrong with SW event " | |
2177 | "ring dequeue ptr.\n"); | |
2178 | /* Update HC event ring dequeue pointer */ | |
2179 | temp_64 &= ERST_PTR_MASK; | |
2180 | temp_64 |= ((u64) deq & (u64) ~ERST_PTR_MASK); | |
2181 | } | |
2182 | ||
2183 | /* Clear the event handler busy flag (RW1C); event ring is empty. */ | |
2184 | temp_64 |= ERST_EHB; | |
2185 | xhci_write_64(xhci, temp_64, &xhci->ir_set->erst_dequeue); | |
2186 | ||
9032cd52 SS |
2187 | spin_unlock(&xhci->lock); |
2188 | ||
2189 | return IRQ_HANDLED; | |
2190 | } | |
2191 | ||
2192 | irqreturn_t xhci_msi_irq(int irq, struct usb_hcd *hcd) | |
2193 | { | |
2194 | irqreturn_t ret; | |
2195 | ||
2196 | set_bit(HCD_FLAG_SAW_IRQ, &hcd->flags); | |
ff9d78b3 SS |
2197 | if (hcd->shared_hcd) |
2198 | set_bit(HCD_FLAG_SAW_IRQ, &hcd->shared_hcd->flags); | |
9032cd52 SS |
2199 | |
2200 | ret = xhci_irq(hcd); | |
2201 | ||
2202 | return ret; | |
2203 | } | |
7f84eef0 | 2204 | |
d0e96f5a SS |
2205 | /**** Endpoint Ring Operations ****/ |
2206 | ||
7f84eef0 SS |
2207 | /* |
2208 | * Generic function for queueing a TRB on a ring. | |
2209 | * The caller must have checked to make sure there's room on the ring. | |
6cc30d85 SS |
2210 | * |
2211 | * @more_trbs_coming: Will you enqueue more TRBs before calling | |
2212 | * prepare_transfer()? | |
7f84eef0 SS |
2213 | */ |
2214 | static void queue_trb(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
6cc30d85 | 2215 | bool consumer, bool more_trbs_coming, |
7f84eef0 SS |
2216 | u32 field1, u32 field2, u32 field3, u32 field4) |
2217 | { | |
2218 | struct xhci_generic_trb *trb; | |
2219 | ||
2220 | trb = &ring->enqueue->generic; | |
2221 | trb->field[0] = field1; | |
2222 | trb->field[1] = field2; | |
2223 | trb->field[2] = field3; | |
2224 | trb->field[3] = field4; | |
6cc30d85 | 2225 | inc_enq(xhci, ring, consumer, more_trbs_coming); |
7f84eef0 SS |
2226 | } |
2227 | ||
d0e96f5a SS |
2228 | /* |
2229 | * Does various checks on the endpoint ring, and makes it ready to queue num_trbs. | |
2230 | * FIXME allocate segments if the ring is full. | |
2231 | */ | |
2232 | static int prepare_ring(struct xhci_hcd *xhci, struct xhci_ring *ep_ring, | |
2233 | u32 ep_state, unsigned int num_trbs, gfp_t mem_flags) | |
2234 | { | |
2235 | /* Make sure the endpoint has been added to xHC schedule */ | |
2236 | xhci_dbg(xhci, "Endpoint state = 0x%x\n", ep_state); | |
2237 | switch (ep_state) { | |
2238 | case EP_STATE_DISABLED: | |
2239 | /* | |
2240 | * USB core changed config/interfaces without notifying us, | |
2241 | * or hardware is reporting the wrong state. | |
2242 | */ | |
2243 | xhci_warn(xhci, "WARN urb submitted to disabled ep\n"); | |
2244 | return -ENOENT; | |
d0e96f5a | 2245 | case EP_STATE_ERROR: |
c92bcfa7 | 2246 | xhci_warn(xhci, "WARN waiting for error on ep to be cleared\n"); |
d0e96f5a SS |
2247 | /* FIXME event handling code for error needs to clear it */ |
2248 | /* XXX not sure if this should be -ENOENT or not */ | |
2249 | return -EINVAL; | |
c92bcfa7 SS |
2250 | case EP_STATE_HALTED: |
2251 | xhci_dbg(xhci, "WARN halted endpoint, queueing URB anyway.\n"); | |
d0e96f5a SS |
2252 | case EP_STATE_STOPPED: |
2253 | case EP_STATE_RUNNING: | |
2254 | break; | |
2255 | default: | |
2256 | xhci_err(xhci, "ERROR unknown endpoint state for ep\n"); | |
2257 | /* | |
2258 | * FIXME issue Configure Endpoint command to try to get the HC | |
2259 | * back into a known state. | |
2260 | */ | |
2261 | return -EINVAL; | |
2262 | } | |
2263 | if (!room_on_ring(xhci, ep_ring, num_trbs)) { | |
2264 | /* FIXME allocate more room */ | |
2265 | xhci_err(xhci, "ERROR no room on ep ring\n"); | |
2266 | return -ENOMEM; | |
2267 | } | |
6c12db90 JY |
2268 | |
2269 | if (enqueue_is_link_trb(ep_ring)) { | |
2270 | struct xhci_ring *ring = ep_ring; | |
2271 | union xhci_trb *next; | |
6c12db90 JY |
2272 | |
2273 | xhci_dbg(xhci, "prepare_ring: pointing to link trb\n"); | |
2274 | next = ring->enqueue; | |
2275 | ||
2276 | while (last_trb(xhci, ring, ring->enq_seg, next)) { | |
2277 | ||
2278 | /* If we're not dealing with 0.95 hardware, | |
2279 | * clear the chain bit. | |
2280 | */ | |
2281 | if (!xhci_link_trb_quirk(xhci)) | |
2282 | next->link.control &= ~TRB_CHAIN; | |
2283 | else | |
2284 | next->link.control |= TRB_CHAIN; | |
2285 | ||
2286 | wmb(); | |
2287 | next->link.control ^= (u32) TRB_CYCLE; | |
2288 | ||
2289 | /* Toggle the cycle bit after the last ring segment. */ | |
2290 | if (last_trb_on_last_seg(xhci, ring, ring->enq_seg, next)) { | |
2291 | ring->cycle_state = (ring->cycle_state ? 0 : 1); | |
2292 | if (!in_interrupt()) { | |
2293 | xhci_dbg(xhci, "queue_trb: Toggle cycle " | |
2294 | "state for ring %p = %i\n", | |
2295 | ring, (unsigned int)ring->cycle_state); | |
2296 | } | |
2297 | } | |
2298 | ring->enq_seg = ring->enq_seg->next; | |
2299 | ring->enqueue = ring->enq_seg->trbs; | |
2300 | next = ring->enqueue; | |
2301 | } | |
2302 | } | |
2303 | ||
d0e96f5a SS |
2304 | return 0; |
2305 | } | |
2306 | ||
23e3be11 | 2307 | static int prepare_transfer(struct xhci_hcd *xhci, |
d0e96f5a SS |
2308 | struct xhci_virt_device *xdev, |
2309 | unsigned int ep_index, | |
e9df17eb | 2310 | unsigned int stream_id, |
d0e96f5a SS |
2311 | unsigned int num_trbs, |
2312 | struct urb *urb, | |
8e51adcc | 2313 | unsigned int td_index, |
d0e96f5a SS |
2314 | gfp_t mem_flags) |
2315 | { | |
2316 | int ret; | |
8e51adcc AX |
2317 | struct urb_priv *urb_priv; |
2318 | struct xhci_td *td; | |
e9df17eb | 2319 | struct xhci_ring *ep_ring; |
d115b048 | 2320 | struct xhci_ep_ctx *ep_ctx = xhci_get_ep_ctx(xhci, xdev->out_ctx, ep_index); |
e9df17eb SS |
2321 | |
2322 | ep_ring = xhci_stream_id_to_ring(xdev, ep_index, stream_id); | |
2323 | if (!ep_ring) { | |
2324 | xhci_dbg(xhci, "Can't prepare ring for bad stream ID %u\n", | |
2325 | stream_id); | |
2326 | return -EINVAL; | |
2327 | } | |
2328 | ||
2329 | ret = prepare_ring(xhci, ep_ring, | |
d115b048 | 2330 | ep_ctx->ep_info & EP_STATE_MASK, |
d0e96f5a SS |
2331 | num_trbs, mem_flags); |
2332 | if (ret) | |
2333 | return ret; | |
d0e96f5a | 2334 | |
8e51adcc AX |
2335 | urb_priv = urb->hcpriv; |
2336 | td = urb_priv->td[td_index]; | |
2337 | ||
2338 | INIT_LIST_HEAD(&td->td_list); | |
2339 | INIT_LIST_HEAD(&td->cancelled_td_list); | |
2340 | ||
2341 | if (td_index == 0) { | |
214f76f7 | 2342 | ret = usb_hcd_link_urb_to_ep(bus_to_hcd(urb->dev->bus), urb); |
8e51adcc AX |
2343 | if (unlikely(ret)) { |
2344 | xhci_urb_free_priv(xhci, urb_priv); | |
2345 | urb->hcpriv = NULL; | |
2346 | return ret; | |
2347 | } | |
d0e96f5a SS |
2348 | } |
2349 | ||
8e51adcc | 2350 | td->urb = urb; |
d0e96f5a | 2351 | /* Add this TD to the tail of the endpoint ring's TD list */ |
8e51adcc AX |
2352 | list_add_tail(&td->td_list, &ep_ring->td_list); |
2353 | td->start_seg = ep_ring->enq_seg; | |
2354 | td->first_trb = ep_ring->enqueue; | |
2355 | ||
2356 | urb_priv->td[td_index] = td; | |
d0e96f5a SS |
2357 | |
2358 | return 0; | |
2359 | } | |
2360 | ||
23e3be11 | 2361 | static unsigned int count_sg_trbs_needed(struct xhci_hcd *xhci, struct urb *urb) |
8a96c052 SS |
2362 | { |
2363 | int num_sgs, num_trbs, running_total, temp, i; | |
2364 | struct scatterlist *sg; | |
2365 | ||
2366 | sg = NULL; | |
2367 | num_sgs = urb->num_sgs; | |
2368 | temp = urb->transfer_buffer_length; | |
2369 | ||
2370 | xhci_dbg(xhci, "count sg list trbs: \n"); | |
2371 | num_trbs = 0; | |
910f8d0c | 2372 | for_each_sg(urb->sg, sg, num_sgs, i) { |
8a96c052 SS |
2373 | unsigned int previous_total_trbs = num_trbs; |
2374 | unsigned int len = sg_dma_len(sg); | |
2375 | ||
2376 | /* Scatter gather list entries may cross 64KB boundaries */ | |
2377 | running_total = TRB_MAX_BUFF_SIZE - | |
2378 | (sg_dma_address(sg) & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2379 | if (running_total != 0) | |
2380 | num_trbs++; | |
2381 | ||
2382 | /* How many more 64KB chunks to transfer, how many more TRBs? */ | |
2383 | while (running_total < sg_dma_len(sg)) { | |
2384 | num_trbs++; | |
2385 | running_total += TRB_MAX_BUFF_SIZE; | |
2386 | } | |
700e2052 GKH |
2387 | xhci_dbg(xhci, " sg #%d: dma = %#llx, len = %#x (%d), num_trbs = %d\n", |
2388 | i, (unsigned long long)sg_dma_address(sg), | |
2389 | len, len, num_trbs - previous_total_trbs); | |
8a96c052 SS |
2390 | |
2391 | len = min_t(int, len, temp); | |
2392 | temp -= len; | |
2393 | if (temp == 0) | |
2394 | break; | |
2395 | } | |
2396 | xhci_dbg(xhci, "\n"); | |
2397 | if (!in_interrupt()) | |
f2c565e2 AX |
2398 | xhci_dbg(xhci, "ep %#x - urb len = %d, sglist used, " |
2399 | "num_trbs = %d\n", | |
8a96c052 SS |
2400 | urb->ep->desc.bEndpointAddress, |
2401 | urb->transfer_buffer_length, | |
2402 | num_trbs); | |
2403 | return num_trbs; | |
2404 | } | |
2405 | ||
23e3be11 | 2406 | static void check_trb_math(struct urb *urb, int num_trbs, int running_total) |
8a96c052 SS |
2407 | { |
2408 | if (num_trbs != 0) | |
2409 | dev_dbg(&urb->dev->dev, "%s - ep %#x - Miscalculated number of " | |
2410 | "TRBs, %d left\n", __func__, | |
2411 | urb->ep->desc.bEndpointAddress, num_trbs); | |
2412 | if (running_total != urb->transfer_buffer_length) | |
2413 | dev_dbg(&urb->dev->dev, "%s - ep %#x - Miscalculated tx length, " | |
2414 | "queued %#x (%d), asked for %#x (%d)\n", | |
2415 | __func__, | |
2416 | urb->ep->desc.bEndpointAddress, | |
2417 | running_total, running_total, | |
2418 | urb->transfer_buffer_length, | |
2419 | urb->transfer_buffer_length); | |
2420 | } | |
2421 | ||
23e3be11 | 2422 | static void giveback_first_trb(struct xhci_hcd *xhci, int slot_id, |
e9df17eb | 2423 | unsigned int ep_index, unsigned int stream_id, int start_cycle, |
e1eab2e0 | 2424 | struct xhci_generic_trb *start_trb) |
8a96c052 | 2425 | { |
8a96c052 SS |
2426 | /* |
2427 | * Pass all the TRBs to the hardware at once and make sure this write | |
2428 | * isn't reordered. | |
2429 | */ | |
2430 | wmb(); | |
50f7b52a AX |
2431 | if (start_cycle) |
2432 | start_trb->field[3] |= start_cycle; | |
2433 | else | |
2434 | start_trb->field[3] &= ~0x1; | |
be88fe4f | 2435 | xhci_ring_ep_doorbell(xhci, slot_id, ep_index, stream_id); |
8a96c052 SS |
2436 | } |
2437 | ||
624defa1 SS |
2438 | /* |
2439 | * xHCI uses normal TRBs for both bulk and interrupt. When the interrupt | |
2440 | * endpoint is to be serviced, the xHC will consume (at most) one TD. A TD | |
2441 | * (comprised of sg list entries) can take several service intervals to | |
2442 | * transmit. | |
2443 | */ | |
2444 | int xhci_queue_intr_tx(struct xhci_hcd *xhci, gfp_t mem_flags, | |
2445 | struct urb *urb, int slot_id, unsigned int ep_index) | |
2446 | { | |
2447 | struct xhci_ep_ctx *ep_ctx = xhci_get_ep_ctx(xhci, | |
2448 | xhci->devs[slot_id]->out_ctx, ep_index); | |
2449 | int xhci_interval; | |
2450 | int ep_interval; | |
2451 | ||
2452 | xhci_interval = EP_INTERVAL_TO_UFRAMES(ep_ctx->ep_info); | |
2453 | ep_interval = urb->interval; | |
2454 | /* Convert to microframes */ | |
2455 | if (urb->dev->speed == USB_SPEED_LOW || | |
2456 | urb->dev->speed == USB_SPEED_FULL) | |
2457 | ep_interval *= 8; | |
2458 | /* FIXME change this to a warning and a suggestion to use the new API | |
2459 | * to set the polling interval (once the API is added). | |
2460 | */ | |
2461 | if (xhci_interval != ep_interval) { | |
7961acd7 | 2462 | if (printk_ratelimit()) |
624defa1 SS |
2463 | dev_dbg(&urb->dev->dev, "Driver uses different interval" |
2464 | " (%d microframe%s) than xHCI " | |
2465 | "(%d microframe%s)\n", | |
2466 | ep_interval, | |
2467 | ep_interval == 1 ? "" : "s", | |
2468 | xhci_interval, | |
2469 | xhci_interval == 1 ? "" : "s"); | |
2470 | urb->interval = xhci_interval; | |
2471 | /* Convert back to frames for LS/FS devices */ | |
2472 | if (urb->dev->speed == USB_SPEED_LOW || | |
2473 | urb->dev->speed == USB_SPEED_FULL) | |
2474 | urb->interval /= 8; | |
2475 | } | |
2476 | return xhci_queue_bulk_tx(xhci, GFP_ATOMIC, urb, slot_id, ep_index); | |
2477 | } | |
2478 | ||
04dd950d SS |
2479 | /* |
2480 | * The TD size is the number of bytes remaining in the TD (including this TRB), | |
2481 | * right shifted by 10. | |
2482 | * It must fit in bits 21:17, so it can't be bigger than 31. | |
2483 | */ | |
2484 | static u32 xhci_td_remainder(unsigned int remainder) | |
2485 | { | |
2486 | u32 max = (1 << (21 - 17 + 1)) - 1; | |
2487 | ||
2488 | if ((remainder >> 10) >= max) | |
2489 | return max << 17; | |
2490 | else | |
2491 | return (remainder >> 10) << 17; | |
2492 | } | |
2493 | ||
23e3be11 | 2494 | static int queue_bulk_sg_tx(struct xhci_hcd *xhci, gfp_t mem_flags, |
8a96c052 SS |
2495 | struct urb *urb, int slot_id, unsigned int ep_index) |
2496 | { | |
2497 | struct xhci_ring *ep_ring; | |
2498 | unsigned int num_trbs; | |
8e51adcc | 2499 | struct urb_priv *urb_priv; |
8a96c052 SS |
2500 | struct xhci_td *td; |
2501 | struct scatterlist *sg; | |
2502 | int num_sgs; | |
2503 | int trb_buff_len, this_sg_len, running_total; | |
2504 | bool first_trb; | |
2505 | u64 addr; | |
6cc30d85 | 2506 | bool more_trbs_coming; |
8a96c052 SS |
2507 | |
2508 | struct xhci_generic_trb *start_trb; | |
2509 | int start_cycle; | |
2510 | ||
e9df17eb SS |
2511 | ep_ring = xhci_urb_to_transfer_ring(xhci, urb); |
2512 | if (!ep_ring) | |
2513 | return -EINVAL; | |
2514 | ||
8a96c052 SS |
2515 | num_trbs = count_sg_trbs_needed(xhci, urb); |
2516 | num_sgs = urb->num_sgs; | |
2517 | ||
23e3be11 | 2518 | trb_buff_len = prepare_transfer(xhci, xhci->devs[slot_id], |
e9df17eb | 2519 | ep_index, urb->stream_id, |
8e51adcc | 2520 | num_trbs, urb, 0, mem_flags); |
8a96c052 SS |
2521 | if (trb_buff_len < 0) |
2522 | return trb_buff_len; | |
8e51adcc AX |
2523 | |
2524 | urb_priv = urb->hcpriv; | |
2525 | td = urb_priv->td[0]; | |
2526 | ||
8a96c052 SS |
2527 | /* |
2528 | * Don't give the first TRB to the hardware (by toggling the cycle bit) | |
2529 | * until we've finished creating all the other TRBs. The ring's cycle | |
2530 | * state may change as we enqueue the other TRBs, so save it too. | |
2531 | */ | |
2532 | start_trb = &ep_ring->enqueue->generic; | |
2533 | start_cycle = ep_ring->cycle_state; | |
2534 | ||
2535 | running_total = 0; | |
2536 | /* | |
2537 | * How much data is in the first TRB? | |
2538 | * | |
2539 | * There are three forces at work for TRB buffer pointers and lengths: | |
2540 | * 1. We don't want to walk off the end of this sg-list entry buffer. | |
2541 | * 2. The transfer length that the driver requested may be smaller than | |
2542 | * the amount of memory allocated for this scatter-gather list. | |
2543 | * 3. TRBs buffers can't cross 64KB boundaries. | |
2544 | */ | |
910f8d0c | 2545 | sg = urb->sg; |
8a96c052 SS |
2546 | addr = (u64) sg_dma_address(sg); |
2547 | this_sg_len = sg_dma_len(sg); | |
2548 | trb_buff_len = TRB_MAX_BUFF_SIZE - | |
2549 | (addr & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2550 | trb_buff_len = min_t(int, trb_buff_len, this_sg_len); | |
2551 | if (trb_buff_len > urb->transfer_buffer_length) | |
2552 | trb_buff_len = urb->transfer_buffer_length; | |
2553 | xhci_dbg(xhci, "First length to xfer from 1st sglist entry = %u\n", | |
2554 | trb_buff_len); | |
2555 | ||
2556 | first_trb = true; | |
2557 | /* Queue the first TRB, even if it's zero-length */ | |
2558 | do { | |
2559 | u32 field = 0; | |
f9dc68fe | 2560 | u32 length_field = 0; |
04dd950d | 2561 | u32 remainder = 0; |
8a96c052 SS |
2562 | |
2563 | /* Don't change the cycle bit of the first TRB until later */ | |
50f7b52a | 2564 | if (first_trb) { |
8a96c052 | 2565 | first_trb = false; |
50f7b52a AX |
2566 | if (start_cycle == 0) |
2567 | field |= 0x1; | |
2568 | } else | |
8a96c052 SS |
2569 | field |= ep_ring->cycle_state; |
2570 | ||
2571 | /* Chain all the TRBs together; clear the chain bit in the last | |
2572 | * TRB to indicate it's the last TRB in the chain. | |
2573 | */ | |
2574 | if (num_trbs > 1) { | |
2575 | field |= TRB_CHAIN; | |
2576 | } else { | |
2577 | /* FIXME - add check for ZERO_PACKET flag before this */ | |
2578 | td->last_trb = ep_ring->enqueue; | |
2579 | field |= TRB_IOC; | |
2580 | } | |
2581 | xhci_dbg(xhci, " sg entry: dma = %#x, len = %#x (%d), " | |
2582 | "64KB boundary at %#x, end dma = %#x\n", | |
2583 | (unsigned int) addr, trb_buff_len, trb_buff_len, | |
2584 | (unsigned int) (addr + TRB_MAX_BUFF_SIZE) & ~(TRB_MAX_BUFF_SIZE - 1), | |
2585 | (unsigned int) addr + trb_buff_len); | |
2586 | if (TRB_MAX_BUFF_SIZE - | |
2587 | (addr & ((1 << TRB_MAX_BUFF_SHIFT) - 1)) < trb_buff_len) { | |
2588 | xhci_warn(xhci, "WARN: sg dma xfer crosses 64KB boundaries!\n"); | |
2589 | xhci_dbg(xhci, "Next boundary at %#x, end dma = %#x\n", | |
2590 | (unsigned int) (addr + TRB_MAX_BUFF_SIZE) & ~(TRB_MAX_BUFF_SIZE - 1), | |
2591 | (unsigned int) addr + trb_buff_len); | |
2592 | } | |
04dd950d SS |
2593 | remainder = xhci_td_remainder(urb->transfer_buffer_length - |
2594 | running_total) ; | |
f9dc68fe | 2595 | length_field = TRB_LEN(trb_buff_len) | |
04dd950d | 2596 | remainder | |
f9dc68fe | 2597 | TRB_INTR_TARGET(0); |
6cc30d85 SS |
2598 | if (num_trbs > 1) |
2599 | more_trbs_coming = true; | |
2600 | else | |
2601 | more_trbs_coming = false; | |
2602 | queue_trb(xhci, ep_ring, false, more_trbs_coming, | |
8e595a5d SS |
2603 | lower_32_bits(addr), |
2604 | upper_32_bits(addr), | |
f9dc68fe | 2605 | length_field, |
8a96c052 SS |
2606 | /* We always want to know if the TRB was short, |
2607 | * or we won't get an event when it completes. | |
2608 | * (Unless we use event data TRBs, which are a | |
2609 | * waste of space and HC resources.) | |
2610 | */ | |
2611 | field | TRB_ISP | TRB_TYPE(TRB_NORMAL)); | |
2612 | --num_trbs; | |
2613 | running_total += trb_buff_len; | |
2614 | ||
2615 | /* Calculate length for next transfer -- | |
2616 | * Are we done queueing all the TRBs for this sg entry? | |
2617 | */ | |
2618 | this_sg_len -= trb_buff_len; | |
2619 | if (this_sg_len == 0) { | |
2620 | --num_sgs; | |
2621 | if (num_sgs == 0) | |
2622 | break; | |
2623 | sg = sg_next(sg); | |
2624 | addr = (u64) sg_dma_address(sg); | |
2625 | this_sg_len = sg_dma_len(sg); | |
2626 | } else { | |
2627 | addr += trb_buff_len; | |
2628 | } | |
2629 | ||
2630 | trb_buff_len = TRB_MAX_BUFF_SIZE - | |
2631 | (addr & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2632 | trb_buff_len = min_t(int, trb_buff_len, this_sg_len); | |
2633 | if (running_total + trb_buff_len > urb->transfer_buffer_length) | |
2634 | trb_buff_len = | |
2635 | urb->transfer_buffer_length - running_total; | |
2636 | } while (running_total < urb->transfer_buffer_length); | |
2637 | ||
2638 | check_trb_math(urb, num_trbs, running_total); | |
e9df17eb | 2639 | giveback_first_trb(xhci, slot_id, ep_index, urb->stream_id, |
e1eab2e0 | 2640 | start_cycle, start_trb); |
8a96c052 SS |
2641 | return 0; |
2642 | } | |
2643 | ||
b10de142 | 2644 | /* This is very similar to what ehci-q.c qtd_fill() does */ |
23e3be11 | 2645 | int xhci_queue_bulk_tx(struct xhci_hcd *xhci, gfp_t mem_flags, |
b10de142 SS |
2646 | struct urb *urb, int slot_id, unsigned int ep_index) |
2647 | { | |
2648 | struct xhci_ring *ep_ring; | |
8e51adcc | 2649 | struct urb_priv *urb_priv; |
b10de142 SS |
2650 | struct xhci_td *td; |
2651 | int num_trbs; | |
2652 | struct xhci_generic_trb *start_trb; | |
2653 | bool first_trb; | |
6cc30d85 | 2654 | bool more_trbs_coming; |
b10de142 | 2655 | int start_cycle; |
f9dc68fe | 2656 | u32 field, length_field; |
b10de142 SS |
2657 | |
2658 | int running_total, trb_buff_len, ret; | |
2659 | u64 addr; | |
2660 | ||
ff9c895f | 2661 | if (urb->num_sgs) |
8a96c052 SS |
2662 | return queue_bulk_sg_tx(xhci, mem_flags, urb, slot_id, ep_index); |
2663 | ||
e9df17eb SS |
2664 | ep_ring = xhci_urb_to_transfer_ring(xhci, urb); |
2665 | if (!ep_ring) | |
2666 | return -EINVAL; | |
b10de142 SS |
2667 | |
2668 | num_trbs = 0; | |
2669 | /* How much data is (potentially) left before the 64KB boundary? */ | |
2670 | running_total = TRB_MAX_BUFF_SIZE - | |
2671 | (urb->transfer_dma & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2672 | ||
2673 | /* If there's some data on this 64KB chunk, or we have to send a | |
2674 | * zero-length transfer, we need at least one TRB | |
2675 | */ | |
2676 | if (running_total != 0 || urb->transfer_buffer_length == 0) | |
2677 | num_trbs++; | |
2678 | /* How many more 64KB chunks to transfer, how many more TRBs? */ | |
2679 | while (running_total < urb->transfer_buffer_length) { | |
2680 | num_trbs++; | |
2681 | running_total += TRB_MAX_BUFF_SIZE; | |
2682 | } | |
2683 | /* FIXME: this doesn't deal with URB_ZERO_PACKET - need one more */ | |
2684 | ||
2685 | if (!in_interrupt()) | |
f2c565e2 AX |
2686 | xhci_dbg(xhci, "ep %#x - urb len = %#x (%d), " |
2687 | "addr = %#llx, num_trbs = %d\n", | |
b10de142 | 2688 | urb->ep->desc.bEndpointAddress, |
8a96c052 SS |
2689 | urb->transfer_buffer_length, |
2690 | urb->transfer_buffer_length, | |
700e2052 | 2691 | (unsigned long long)urb->transfer_dma, |
b10de142 | 2692 | num_trbs); |
8a96c052 | 2693 | |
e9df17eb SS |
2694 | ret = prepare_transfer(xhci, xhci->devs[slot_id], |
2695 | ep_index, urb->stream_id, | |
8e51adcc | 2696 | num_trbs, urb, 0, mem_flags); |
b10de142 SS |
2697 | if (ret < 0) |
2698 | return ret; | |
2699 | ||
8e51adcc AX |
2700 | urb_priv = urb->hcpriv; |
2701 | td = urb_priv->td[0]; | |
2702 | ||
b10de142 SS |
2703 | /* |
2704 | * Don't give the first TRB to the hardware (by toggling the cycle bit) | |
2705 | * until we've finished creating all the other TRBs. The ring's cycle | |
2706 | * state may change as we enqueue the other TRBs, so save it too. | |
2707 | */ | |
2708 | start_trb = &ep_ring->enqueue->generic; | |
2709 | start_cycle = ep_ring->cycle_state; | |
2710 | ||
2711 | running_total = 0; | |
2712 | /* How much data is in the first TRB? */ | |
2713 | addr = (u64) urb->transfer_dma; | |
2714 | trb_buff_len = TRB_MAX_BUFF_SIZE - | |
2715 | (urb->transfer_dma & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2716 | if (urb->transfer_buffer_length < trb_buff_len) | |
2717 | trb_buff_len = urb->transfer_buffer_length; | |
2718 | ||
2719 | first_trb = true; | |
2720 | ||
2721 | /* Queue the first TRB, even if it's zero-length */ | |
2722 | do { | |
04dd950d | 2723 | u32 remainder = 0; |
b10de142 SS |
2724 | field = 0; |
2725 | ||
2726 | /* Don't change the cycle bit of the first TRB until later */ | |
50f7b52a | 2727 | if (first_trb) { |
b10de142 | 2728 | first_trb = false; |
50f7b52a AX |
2729 | if (start_cycle == 0) |
2730 | field |= 0x1; | |
2731 | } else | |
b10de142 SS |
2732 | field |= ep_ring->cycle_state; |
2733 | ||
2734 | /* Chain all the TRBs together; clear the chain bit in the last | |
2735 | * TRB to indicate it's the last TRB in the chain. | |
2736 | */ | |
2737 | if (num_trbs > 1) { | |
2738 | field |= TRB_CHAIN; | |
2739 | } else { | |
2740 | /* FIXME - add check for ZERO_PACKET flag before this */ | |
2741 | td->last_trb = ep_ring->enqueue; | |
2742 | field |= TRB_IOC; | |
2743 | } | |
04dd950d SS |
2744 | remainder = xhci_td_remainder(urb->transfer_buffer_length - |
2745 | running_total); | |
f9dc68fe | 2746 | length_field = TRB_LEN(trb_buff_len) | |
04dd950d | 2747 | remainder | |
f9dc68fe | 2748 | TRB_INTR_TARGET(0); |
6cc30d85 SS |
2749 | if (num_trbs > 1) |
2750 | more_trbs_coming = true; | |
2751 | else | |
2752 | more_trbs_coming = false; | |
2753 | queue_trb(xhci, ep_ring, false, more_trbs_coming, | |
8e595a5d SS |
2754 | lower_32_bits(addr), |
2755 | upper_32_bits(addr), | |
f9dc68fe | 2756 | length_field, |
b10de142 SS |
2757 | /* We always want to know if the TRB was short, |
2758 | * or we won't get an event when it completes. | |
2759 | * (Unless we use event data TRBs, which are a | |
2760 | * waste of space and HC resources.) | |
2761 | */ | |
2762 | field | TRB_ISP | TRB_TYPE(TRB_NORMAL)); | |
2763 | --num_trbs; | |
2764 | running_total += trb_buff_len; | |
2765 | ||
2766 | /* Calculate length for next transfer */ | |
2767 | addr += trb_buff_len; | |
2768 | trb_buff_len = urb->transfer_buffer_length - running_total; | |
2769 | if (trb_buff_len > TRB_MAX_BUFF_SIZE) | |
2770 | trb_buff_len = TRB_MAX_BUFF_SIZE; | |
2771 | } while (running_total < urb->transfer_buffer_length); | |
2772 | ||
8a96c052 | 2773 | check_trb_math(urb, num_trbs, running_total); |
e9df17eb | 2774 | giveback_first_trb(xhci, slot_id, ep_index, urb->stream_id, |
e1eab2e0 | 2775 | start_cycle, start_trb); |
b10de142 SS |
2776 | return 0; |
2777 | } | |
2778 | ||
d0e96f5a | 2779 | /* Caller must have locked xhci->lock */ |
23e3be11 | 2780 | int xhci_queue_ctrl_tx(struct xhci_hcd *xhci, gfp_t mem_flags, |
d0e96f5a SS |
2781 | struct urb *urb, int slot_id, unsigned int ep_index) |
2782 | { | |
2783 | struct xhci_ring *ep_ring; | |
2784 | int num_trbs; | |
2785 | int ret; | |
2786 | struct usb_ctrlrequest *setup; | |
2787 | struct xhci_generic_trb *start_trb; | |
2788 | int start_cycle; | |
f9dc68fe | 2789 | u32 field, length_field; |
8e51adcc | 2790 | struct urb_priv *urb_priv; |
d0e96f5a SS |
2791 | struct xhci_td *td; |
2792 | ||
e9df17eb SS |
2793 | ep_ring = xhci_urb_to_transfer_ring(xhci, urb); |
2794 | if (!ep_ring) | |
2795 | return -EINVAL; | |
d0e96f5a SS |
2796 | |
2797 | /* | |
2798 | * Need to copy setup packet into setup TRB, so we can't use the setup | |
2799 | * DMA address. | |
2800 | */ | |
2801 | if (!urb->setup_packet) | |
2802 | return -EINVAL; | |
2803 | ||
2804 | if (!in_interrupt()) | |
2805 | xhci_dbg(xhci, "Queueing ctrl tx for slot id %d, ep %d\n", | |
2806 | slot_id, ep_index); | |
2807 | /* 1 TRB for setup, 1 for status */ | |
2808 | num_trbs = 2; | |
2809 | /* | |
2810 | * Don't need to check if we need additional event data and normal TRBs, | |
2811 | * since data in control transfers will never get bigger than 16MB | |
2812 | * XXX: can we get a buffer that crosses 64KB boundaries? | |
2813 | */ | |
2814 | if (urb->transfer_buffer_length > 0) | |
2815 | num_trbs++; | |
e9df17eb SS |
2816 | ret = prepare_transfer(xhci, xhci->devs[slot_id], |
2817 | ep_index, urb->stream_id, | |
8e51adcc | 2818 | num_trbs, urb, 0, mem_flags); |
d0e96f5a SS |
2819 | if (ret < 0) |
2820 | return ret; | |
2821 | ||
8e51adcc AX |
2822 | urb_priv = urb->hcpriv; |
2823 | td = urb_priv->td[0]; | |
2824 | ||
d0e96f5a SS |
2825 | /* |
2826 | * Don't give the first TRB to the hardware (by toggling the cycle bit) | |
2827 | * until we've finished creating all the other TRBs. The ring's cycle | |
2828 | * state may change as we enqueue the other TRBs, so save it too. | |
2829 | */ | |
2830 | start_trb = &ep_ring->enqueue->generic; | |
2831 | start_cycle = ep_ring->cycle_state; | |
2832 | ||
2833 | /* Queue setup TRB - see section 6.4.1.2.1 */ | |
2834 | /* FIXME better way to translate setup_packet into two u32 fields? */ | |
2835 | setup = (struct usb_ctrlrequest *) urb->setup_packet; | |
50f7b52a AX |
2836 | field = 0; |
2837 | field |= TRB_IDT | TRB_TYPE(TRB_SETUP); | |
2838 | if (start_cycle == 0) | |
2839 | field |= 0x1; | |
6cc30d85 | 2840 | queue_trb(xhci, ep_ring, false, true, |
d0e96f5a SS |
2841 | /* FIXME endianness is probably going to bite my ass here. */ |
2842 | setup->bRequestType | setup->bRequest << 8 | setup->wValue << 16, | |
2843 | setup->wIndex | setup->wLength << 16, | |
2844 | TRB_LEN(8) | TRB_INTR_TARGET(0), | |
2845 | /* Immediate data in pointer */ | |
50f7b52a | 2846 | field); |
d0e96f5a SS |
2847 | |
2848 | /* If there's data, queue data TRBs */ | |
2849 | field = 0; | |
f9dc68fe | 2850 | length_field = TRB_LEN(urb->transfer_buffer_length) | |
04dd950d | 2851 | xhci_td_remainder(urb->transfer_buffer_length) | |
f9dc68fe | 2852 | TRB_INTR_TARGET(0); |
d0e96f5a SS |
2853 | if (urb->transfer_buffer_length > 0) { |
2854 | if (setup->bRequestType & USB_DIR_IN) | |
2855 | field |= TRB_DIR_IN; | |
6cc30d85 | 2856 | queue_trb(xhci, ep_ring, false, true, |
d0e96f5a SS |
2857 | lower_32_bits(urb->transfer_dma), |
2858 | upper_32_bits(urb->transfer_dma), | |
f9dc68fe | 2859 | length_field, |
d0e96f5a SS |
2860 | /* Event on short tx */ |
2861 | field | TRB_ISP | TRB_TYPE(TRB_DATA) | ep_ring->cycle_state); | |
2862 | } | |
2863 | ||
2864 | /* Save the DMA address of the last TRB in the TD */ | |
2865 | td->last_trb = ep_ring->enqueue; | |
2866 | ||
2867 | /* Queue status TRB - see Table 7 and sections 4.11.2.2 and 6.4.1.2.3 */ | |
2868 | /* If the device sent data, the status stage is an OUT transfer */ | |
2869 | if (urb->transfer_buffer_length > 0 && setup->bRequestType & USB_DIR_IN) | |
2870 | field = 0; | |
2871 | else | |
2872 | field = TRB_DIR_IN; | |
6cc30d85 | 2873 | queue_trb(xhci, ep_ring, false, false, |
d0e96f5a SS |
2874 | 0, |
2875 | 0, | |
2876 | TRB_INTR_TARGET(0), | |
2877 | /* Event on completion */ | |
2878 | field | TRB_IOC | TRB_TYPE(TRB_STATUS) | ep_ring->cycle_state); | |
2879 | ||
e9df17eb | 2880 | giveback_first_trb(xhci, slot_id, ep_index, 0, |
e1eab2e0 | 2881 | start_cycle, start_trb); |
d0e96f5a SS |
2882 | return 0; |
2883 | } | |
2884 | ||
04e51901 AX |
2885 | static int count_isoc_trbs_needed(struct xhci_hcd *xhci, |
2886 | struct urb *urb, int i) | |
2887 | { | |
2888 | int num_trbs = 0; | |
2889 | u64 addr, td_len, running_total; | |
2890 | ||
2891 | addr = (u64) (urb->transfer_dma + urb->iso_frame_desc[i].offset); | |
2892 | td_len = urb->iso_frame_desc[i].length; | |
2893 | ||
2894 | running_total = TRB_MAX_BUFF_SIZE - | |
2895 | (addr & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
2896 | if (running_total != 0) | |
2897 | num_trbs++; | |
2898 | ||
2899 | while (running_total < td_len) { | |
2900 | num_trbs++; | |
2901 | running_total += TRB_MAX_BUFF_SIZE; | |
2902 | } | |
2903 | ||
2904 | return num_trbs; | |
2905 | } | |
2906 | ||
2907 | /* This is for isoc transfer */ | |
2908 | static int xhci_queue_isoc_tx(struct xhci_hcd *xhci, gfp_t mem_flags, | |
2909 | struct urb *urb, int slot_id, unsigned int ep_index) | |
2910 | { | |
2911 | struct xhci_ring *ep_ring; | |
2912 | struct urb_priv *urb_priv; | |
2913 | struct xhci_td *td; | |
2914 | int num_tds, trbs_per_td; | |
2915 | struct xhci_generic_trb *start_trb; | |
2916 | bool first_trb; | |
2917 | int start_cycle; | |
2918 | u32 field, length_field; | |
2919 | int running_total, trb_buff_len, td_len, td_remain_len, ret; | |
2920 | u64 start_addr, addr; | |
2921 | int i, j; | |
47cbf692 | 2922 | bool more_trbs_coming; |
04e51901 AX |
2923 | |
2924 | ep_ring = xhci->devs[slot_id]->eps[ep_index].ring; | |
2925 | ||
2926 | num_tds = urb->number_of_packets; | |
2927 | if (num_tds < 1) { | |
2928 | xhci_dbg(xhci, "Isoc URB with zero packets?\n"); | |
2929 | return -EINVAL; | |
2930 | } | |
2931 | ||
2932 | if (!in_interrupt()) | |
f2c565e2 | 2933 | xhci_dbg(xhci, "ep %#x - urb len = %#x (%d)," |
04e51901 AX |
2934 | " addr = %#llx, num_tds = %d\n", |
2935 | urb->ep->desc.bEndpointAddress, | |
2936 | urb->transfer_buffer_length, | |
2937 | urb->transfer_buffer_length, | |
2938 | (unsigned long long)urb->transfer_dma, | |
2939 | num_tds); | |
2940 | ||
2941 | start_addr = (u64) urb->transfer_dma; | |
2942 | start_trb = &ep_ring->enqueue->generic; | |
2943 | start_cycle = ep_ring->cycle_state; | |
2944 | ||
2945 | /* Queue the first TRB, even if it's zero-length */ | |
2946 | for (i = 0; i < num_tds; i++) { | |
2947 | first_trb = true; | |
2948 | ||
2949 | running_total = 0; | |
2950 | addr = start_addr + urb->iso_frame_desc[i].offset; | |
2951 | td_len = urb->iso_frame_desc[i].length; | |
2952 | td_remain_len = td_len; | |
2953 | ||
2954 | trbs_per_td = count_isoc_trbs_needed(xhci, urb, i); | |
2955 | ||
2956 | ret = prepare_transfer(xhci, xhci->devs[slot_id], ep_index, | |
2957 | urb->stream_id, trbs_per_td, urb, i, mem_flags); | |
2958 | if (ret < 0) | |
2959 | return ret; | |
2960 | ||
2961 | urb_priv = urb->hcpriv; | |
2962 | td = urb_priv->td[i]; | |
2963 | ||
2964 | for (j = 0; j < trbs_per_td; j++) { | |
2965 | u32 remainder = 0; | |
2966 | field = 0; | |
2967 | ||
2968 | if (first_trb) { | |
2969 | /* Queue the isoc TRB */ | |
2970 | field |= TRB_TYPE(TRB_ISOC); | |
2971 | /* Assume URB_ISO_ASAP is set */ | |
2972 | field |= TRB_SIA; | |
50f7b52a AX |
2973 | if (i == 0) { |
2974 | if (start_cycle == 0) | |
2975 | field |= 0x1; | |
2976 | } else | |
04e51901 AX |
2977 | field |= ep_ring->cycle_state; |
2978 | first_trb = false; | |
2979 | } else { | |
2980 | /* Queue other normal TRBs */ | |
2981 | field |= TRB_TYPE(TRB_NORMAL); | |
2982 | field |= ep_ring->cycle_state; | |
2983 | } | |
2984 | ||
2985 | /* Chain all the TRBs together; clear the chain bit in | |
2986 | * the last TRB to indicate it's the last TRB in the | |
2987 | * chain. | |
2988 | */ | |
2989 | if (j < trbs_per_td - 1) { | |
2990 | field |= TRB_CHAIN; | |
47cbf692 | 2991 | more_trbs_coming = true; |
04e51901 AX |
2992 | } else { |
2993 | td->last_trb = ep_ring->enqueue; | |
2994 | field |= TRB_IOC; | |
47cbf692 | 2995 | more_trbs_coming = false; |
04e51901 AX |
2996 | } |
2997 | ||
2998 | /* Calculate TRB length */ | |
2999 | trb_buff_len = TRB_MAX_BUFF_SIZE - | |
3000 | (addr & ((1 << TRB_MAX_BUFF_SHIFT) - 1)); | |
3001 | if (trb_buff_len > td_remain_len) | |
3002 | trb_buff_len = td_remain_len; | |
3003 | ||
3004 | remainder = xhci_td_remainder(td_len - running_total); | |
3005 | length_field = TRB_LEN(trb_buff_len) | | |
3006 | remainder | | |
3007 | TRB_INTR_TARGET(0); | |
47cbf692 | 3008 | queue_trb(xhci, ep_ring, false, more_trbs_coming, |
04e51901 AX |
3009 | lower_32_bits(addr), |
3010 | upper_32_bits(addr), | |
3011 | length_field, | |
3012 | /* We always want to know if the TRB was short, | |
3013 | * or we won't get an event when it completes. | |
3014 | * (Unless we use event data TRBs, which are a | |
3015 | * waste of space and HC resources.) | |
3016 | */ | |
3017 | field | TRB_ISP); | |
3018 | running_total += trb_buff_len; | |
3019 | ||
3020 | addr += trb_buff_len; | |
3021 | td_remain_len -= trb_buff_len; | |
3022 | } | |
3023 | ||
3024 | /* Check TD length */ | |
3025 | if (running_total != td_len) { | |
3026 | xhci_err(xhci, "ISOC TD length unmatch\n"); | |
3027 | return -EINVAL; | |
3028 | } | |
3029 | } | |
3030 | ||
e1eab2e0 AX |
3031 | giveback_first_trb(xhci, slot_id, ep_index, urb->stream_id, |
3032 | start_cycle, start_trb); | |
04e51901 AX |
3033 | return 0; |
3034 | } | |
3035 | ||
3036 | /* | |
3037 | * Check transfer ring to guarantee there is enough room for the urb. | |
3038 | * Update ISO URB start_frame and interval. | |
3039 | * Update interval as xhci_queue_intr_tx does. Just use xhci frame_index to | |
3040 | * update the urb->start_frame by now. | |
3041 | * Always assume URB_ISO_ASAP set, and NEVER use urb->start_frame as input. | |
3042 | */ | |
3043 | int xhci_queue_isoc_tx_prepare(struct xhci_hcd *xhci, gfp_t mem_flags, | |
3044 | struct urb *urb, int slot_id, unsigned int ep_index) | |
3045 | { | |
3046 | struct xhci_virt_device *xdev; | |
3047 | struct xhci_ring *ep_ring; | |
3048 | struct xhci_ep_ctx *ep_ctx; | |
3049 | int start_frame; | |
3050 | int xhci_interval; | |
3051 | int ep_interval; | |
3052 | int num_tds, num_trbs, i; | |
3053 | int ret; | |
3054 | ||
3055 | xdev = xhci->devs[slot_id]; | |
3056 | ep_ring = xdev->eps[ep_index].ring; | |
3057 | ep_ctx = xhci_get_ep_ctx(xhci, xdev->out_ctx, ep_index); | |
3058 | ||
3059 | num_trbs = 0; | |
3060 | num_tds = urb->number_of_packets; | |
3061 | for (i = 0; i < num_tds; i++) | |
3062 | num_trbs += count_isoc_trbs_needed(xhci, urb, i); | |
3063 | ||
3064 | /* Check the ring to guarantee there is enough room for the whole urb. | |
3065 | * Do not insert any td of the urb to the ring if the check failed. | |
3066 | */ | |
3067 | ret = prepare_ring(xhci, ep_ring, ep_ctx->ep_info & EP_STATE_MASK, | |
3068 | num_trbs, mem_flags); | |
3069 | if (ret) | |
3070 | return ret; | |
3071 | ||
3072 | start_frame = xhci_readl(xhci, &xhci->run_regs->microframe_index); | |
3073 | start_frame &= 0x3fff; | |
3074 | ||
3075 | urb->start_frame = start_frame; | |
3076 | if (urb->dev->speed == USB_SPEED_LOW || | |
3077 | urb->dev->speed == USB_SPEED_FULL) | |
3078 | urb->start_frame >>= 3; | |
3079 | ||
3080 | xhci_interval = EP_INTERVAL_TO_UFRAMES(ep_ctx->ep_info); | |
3081 | ep_interval = urb->interval; | |
3082 | /* Convert to microframes */ | |
3083 | if (urb->dev->speed == USB_SPEED_LOW || | |
3084 | urb->dev->speed == USB_SPEED_FULL) | |
3085 | ep_interval *= 8; | |
3086 | /* FIXME change this to a warning and a suggestion to use the new API | |
3087 | * to set the polling interval (once the API is added). | |
3088 | */ | |
3089 | if (xhci_interval != ep_interval) { | |
7961acd7 | 3090 | if (printk_ratelimit()) |
04e51901 AX |
3091 | dev_dbg(&urb->dev->dev, "Driver uses different interval" |
3092 | " (%d microframe%s) than xHCI " | |
3093 | "(%d microframe%s)\n", | |
3094 | ep_interval, | |
3095 | ep_interval == 1 ? "" : "s", | |
3096 | xhci_interval, | |
3097 | xhci_interval == 1 ? "" : "s"); | |
3098 | urb->interval = xhci_interval; | |
3099 | /* Convert back to frames for LS/FS devices */ | |
3100 | if (urb->dev->speed == USB_SPEED_LOW || | |
3101 | urb->dev->speed == USB_SPEED_FULL) | |
3102 | urb->interval /= 8; | |
3103 | } | |
3104 | return xhci_queue_isoc_tx(xhci, GFP_ATOMIC, urb, slot_id, ep_index); | |
3105 | } | |
3106 | ||
d0e96f5a SS |
3107 | /**** Command Ring Operations ****/ |
3108 | ||
913a8a34 SS |
3109 | /* Generic function for queueing a command TRB on the command ring. |
3110 | * Check to make sure there's room on the command ring for one command TRB. | |
3111 | * Also check that there's room reserved for commands that must not fail. | |
3112 | * If this is a command that must not fail, meaning command_must_succeed = TRUE, | |
3113 | * then only check for the number of reserved spots. | |
3114 | * Don't decrement xhci->cmd_ring_reserved_trbs after we've queued the TRB | |
3115 | * because the command event handler may want to resubmit a failed command. | |
3116 | */ | |
3117 | static int queue_command(struct xhci_hcd *xhci, u32 field1, u32 field2, | |
3118 | u32 field3, u32 field4, bool command_must_succeed) | |
7f84eef0 | 3119 | { |
913a8a34 | 3120 | int reserved_trbs = xhci->cmd_ring_reserved_trbs; |
d1dc908a SS |
3121 | int ret; |
3122 | ||
913a8a34 SS |
3123 | if (!command_must_succeed) |
3124 | reserved_trbs++; | |
3125 | ||
d1dc908a SS |
3126 | ret = prepare_ring(xhci, xhci->cmd_ring, EP_STATE_RUNNING, |
3127 | reserved_trbs, GFP_ATOMIC); | |
3128 | if (ret < 0) { | |
3129 | xhci_err(xhci, "ERR: No room for command on command ring\n"); | |
913a8a34 SS |
3130 | if (command_must_succeed) |
3131 | xhci_err(xhci, "ERR: Reserved TRB counting for " | |
3132 | "unfailable commands failed.\n"); | |
d1dc908a | 3133 | return ret; |
7f84eef0 | 3134 | } |
6cc30d85 | 3135 | queue_trb(xhci, xhci->cmd_ring, false, false, field1, field2, field3, |
7f84eef0 SS |
3136 | field4 | xhci->cmd_ring->cycle_state); |
3137 | return 0; | |
3138 | } | |
3139 | ||
3ffbba95 | 3140 | /* Queue a slot enable or disable request on the command ring */ |
23e3be11 | 3141 | int xhci_queue_slot_control(struct xhci_hcd *xhci, u32 trb_type, u32 slot_id) |
3ffbba95 SS |
3142 | { |
3143 | return queue_command(xhci, 0, 0, 0, | |
913a8a34 | 3144 | TRB_TYPE(trb_type) | SLOT_ID_FOR_TRB(slot_id), false); |
3ffbba95 SS |
3145 | } |
3146 | ||
3147 | /* Queue an address device command TRB */ | |
23e3be11 SS |
3148 | int xhci_queue_address_device(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr, |
3149 | u32 slot_id) | |
3ffbba95 | 3150 | { |
8e595a5d SS |
3151 | return queue_command(xhci, lower_32_bits(in_ctx_ptr), |
3152 | upper_32_bits(in_ctx_ptr), 0, | |
913a8a34 | 3153 | TRB_TYPE(TRB_ADDR_DEV) | SLOT_ID_FOR_TRB(slot_id), |
2a8f82c4 SS |
3154 | false); |
3155 | } | |
3156 | ||
0238634d SS |
3157 | int xhci_queue_vendor_command(struct xhci_hcd *xhci, |
3158 | u32 field1, u32 field2, u32 field3, u32 field4) | |
3159 | { | |
3160 | return queue_command(xhci, field1, field2, field3, field4, false); | |
3161 | } | |
3162 | ||
2a8f82c4 SS |
3163 | /* Queue a reset device command TRB */ |
3164 | int xhci_queue_reset_device(struct xhci_hcd *xhci, u32 slot_id) | |
3165 | { | |
3166 | return queue_command(xhci, 0, 0, 0, | |
3167 | TRB_TYPE(TRB_RESET_DEV) | SLOT_ID_FOR_TRB(slot_id), | |
913a8a34 | 3168 | false); |
3ffbba95 | 3169 | } |
f94e0186 SS |
3170 | |
3171 | /* Queue a configure endpoint command TRB */ | |
23e3be11 | 3172 | int xhci_queue_configure_endpoint(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr, |
913a8a34 | 3173 | u32 slot_id, bool command_must_succeed) |
f94e0186 | 3174 | { |
8e595a5d SS |
3175 | return queue_command(xhci, lower_32_bits(in_ctx_ptr), |
3176 | upper_32_bits(in_ctx_ptr), 0, | |
913a8a34 SS |
3177 | TRB_TYPE(TRB_CONFIG_EP) | SLOT_ID_FOR_TRB(slot_id), |
3178 | command_must_succeed); | |
f94e0186 | 3179 | } |
ae636747 | 3180 | |
f2217e8e SS |
3181 | /* Queue an evaluate context command TRB */ |
3182 | int xhci_queue_evaluate_context(struct xhci_hcd *xhci, dma_addr_t in_ctx_ptr, | |
3183 | u32 slot_id) | |
3184 | { | |
3185 | return queue_command(xhci, lower_32_bits(in_ctx_ptr), | |
3186 | upper_32_bits(in_ctx_ptr), 0, | |
913a8a34 SS |
3187 | TRB_TYPE(TRB_EVAL_CONTEXT) | SLOT_ID_FOR_TRB(slot_id), |
3188 | false); | |
f2217e8e SS |
3189 | } |
3190 | ||
be88fe4f AX |
3191 | /* |
3192 | * Suspend is set to indicate "Stop Endpoint Command" is being issued to stop | |
3193 | * activity on an endpoint that is about to be suspended. | |
3194 | */ | |
23e3be11 | 3195 | int xhci_queue_stop_endpoint(struct xhci_hcd *xhci, int slot_id, |
be88fe4f | 3196 | unsigned int ep_index, int suspend) |
ae636747 SS |
3197 | { |
3198 | u32 trb_slot_id = SLOT_ID_FOR_TRB(slot_id); | |
3199 | u32 trb_ep_index = EP_ID_FOR_TRB(ep_index); | |
3200 | u32 type = TRB_TYPE(TRB_STOP_RING); | |
be88fe4f | 3201 | u32 trb_suspend = SUSPEND_PORT_FOR_TRB(suspend); |
ae636747 SS |
3202 | |
3203 | return queue_command(xhci, 0, 0, 0, | |
be88fe4f | 3204 | trb_slot_id | trb_ep_index | type | trb_suspend, false); |
ae636747 SS |
3205 | } |
3206 | ||
3207 | /* Set Transfer Ring Dequeue Pointer command. | |
3208 | * This should not be used for endpoints that have streams enabled. | |
3209 | */ | |
3210 | static int queue_set_tr_deq(struct xhci_hcd *xhci, int slot_id, | |
e9df17eb SS |
3211 | unsigned int ep_index, unsigned int stream_id, |
3212 | struct xhci_segment *deq_seg, | |
ae636747 SS |
3213 | union xhci_trb *deq_ptr, u32 cycle_state) |
3214 | { | |
3215 | dma_addr_t addr; | |
3216 | u32 trb_slot_id = SLOT_ID_FOR_TRB(slot_id); | |
3217 | u32 trb_ep_index = EP_ID_FOR_TRB(ep_index); | |
e9df17eb | 3218 | u32 trb_stream_id = STREAM_ID_FOR_TRB(stream_id); |
ae636747 SS |
3219 | u32 type = TRB_TYPE(TRB_SET_DEQ); |
3220 | ||
23e3be11 | 3221 | addr = xhci_trb_virt_to_dma(deq_seg, deq_ptr); |
c92bcfa7 | 3222 | if (addr == 0) { |
ae636747 | 3223 | xhci_warn(xhci, "WARN Cannot submit Set TR Deq Ptr\n"); |
700e2052 GKH |
3224 | xhci_warn(xhci, "WARN deq seg = %p, deq pt = %p\n", |
3225 | deq_seg, deq_ptr); | |
c92bcfa7 SS |
3226 | return 0; |
3227 | } | |
8e595a5d | 3228 | return queue_command(xhci, lower_32_bits(addr) | cycle_state, |
e9df17eb | 3229 | upper_32_bits(addr), trb_stream_id, |
913a8a34 | 3230 | trb_slot_id | trb_ep_index | type, false); |
ae636747 | 3231 | } |
a1587d97 SS |
3232 | |
3233 | int xhci_queue_reset_ep(struct xhci_hcd *xhci, int slot_id, | |
3234 | unsigned int ep_index) | |
3235 | { | |
3236 | u32 trb_slot_id = SLOT_ID_FOR_TRB(slot_id); | |
3237 | u32 trb_ep_index = EP_ID_FOR_TRB(ep_index); | |
3238 | u32 type = TRB_TYPE(TRB_RESET_EP); | |
3239 | ||
913a8a34 SS |
3240 | return queue_command(xhci, 0, 0, 0, trb_slot_id | trb_ep_index | type, |
3241 | false); | |
a1587d97 | 3242 | } |