Commit | Line | Data |
---|---|---|
5fd54ace | 1 | // SPDX-License-Identifier: GPL-1.0+ |
1da177e4 | 2 | /* |
578333ab AS |
3 | * Open Host Controller Interface (OHCI) driver for USB. |
4 | * | |
5 | * Maintainer: Alan Stern <stern@rowland.harvard.edu> | |
1da177e4 LT |
6 | * |
7 | * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at> | |
8 | * (C) Copyright 2000-2004 David Brownell <dbrownell@users.sourceforge.net> | |
dd9048af | 9 | * |
1da177e4 LT |
10 | * [ Initialisation is based on Linus' ] |
11 | * [ uhci code and gregs ohci fragments ] | |
12 | * [ (C) Copyright 1999 Linus Torvalds ] | |
13 | * [ (C) Copyright 1999 Gregory P. Smith] | |
dd9048af DB |
14 | * |
15 | * | |
1da177e4 LT |
16 | * OHCI is the main "non-Intel/VIA" standard for USB 1.1 host controller |
17 | * interfaces (though some non-x86 Intel chips use it). It supports | |
18 | * smarter hardware than UHCI. A download link for the spec available | |
681aa3cf | 19 | * through the https://www.usb.org website. |
1da177e4 | 20 | * |
1da177e4 LT |
21 | * This file is licenced under the GPL. |
22 | */ | |
dd9048af | 23 | |
1da177e4 LT |
24 | #include <linux/module.h> |
25 | #include <linux/moduleparam.h> | |
26 | #include <linux/pci.h> | |
27 | #include <linux/kernel.h> | |
28 | #include <linux/delay.h> | |
29 | #include <linux/ioport.h> | |
30 | #include <linux/sched.h> | |
31 | #include <linux/slab.h> | |
1da177e4 LT |
32 | #include <linux/errno.h> |
33 | #include <linux/init.h> | |
34 | #include <linux/timer.h> | |
35 | #include <linux/list.h> | |
1da177e4 | 36 | #include <linux/usb.h> |
3a16f7b4 | 37 | #include <linux/usb/otg.h> |
27729aad | 38 | #include <linux/usb/hcd.h> |
dd9048af | 39 | #include <linux/dma-mapping.h> |
f4df0e33 | 40 | #include <linux/dmapool.h> |
d576bb9f | 41 | #include <linux/workqueue.h> |
684c19e0 | 42 | #include <linux/debugfs.h> |
b0310c2f | 43 | #include <linux/genalloc.h> |
1da177e4 LT |
44 | |
45 | #include <asm/io.h> | |
46 | #include <asm/irq.h> | |
1da177e4 LT |
47 | #include <asm/unaligned.h> |
48 | #include <asm/byteorder.h> | |
49 | ||
50 | ||
1da177e4 LT |
51 | #define DRIVER_AUTHOR "Roman Weissgaerber, David Brownell" |
52 | #define DRIVER_DESC "USB 1.1 'Open' Host Controller (OHCI) Driver" | |
53 | ||
54 | /*-------------------------------------------------------------------------*/ | |
55 | ||
1da177e4 | 56 | /* For initializing controller (mask in an HCFS mode too) */ |
d413984a | 57 | #define OHCI_CONTROL_INIT OHCI_CTRL_CBSR |
1da177e4 | 58 | #define OHCI_INTR_INIT \ |
d413984a DB |
59 | (OHCI_INTR_MIE | OHCI_INTR_RHSC | OHCI_INTR_UE \ |
60 | | OHCI_INTR_RD | OHCI_INTR_WDH) | |
1da177e4 LT |
61 | |
62 | #ifdef __hppa__ | |
63 | /* On PA-RISC, PDC can leave IR set incorrectly; ignore it there. */ | |
64 | #define IR_DISABLE | |
65 | #endif | |
66 | ||
67 | #ifdef CONFIG_ARCH_OMAP | |
68 | /* OMAP doesn't support IR (no SMM; not needed) */ | |
69 | #define IR_DISABLE | |
70 | #endif | |
71 | ||
72 | /*-------------------------------------------------------------------------*/ | |
73 | ||
74 | static const char hcd_name [] = "ohci_hcd"; | |
75 | ||
d413984a | 76 | #define STATECHANGE_DELAY msecs_to_jiffies(300) |
ed6d6f8f | 77 | #define IO_WATCHDOG_DELAY msecs_to_jiffies(275) |
b2685bda | 78 | #define IO_WATCHDOG_OFF 0xffffff00 |
d413984a | 79 | |
1da177e4 | 80 | #include "ohci.h" |
ad93562b | 81 | #include "pci-quirks.h" |
1da177e4 | 82 | |
256dbcd8 AS |
83 | static void ohci_dump(struct ohci_hcd *ohci); |
84 | static void ohci_stop(struct usb_hcd *hcd); | |
e99e88a9 | 85 | static void io_watchdog_func(struct timer_list *t); |
ab1666c1 | 86 | |
1da177e4 LT |
87 | #include "ohci-hub.c" |
88 | #include "ohci-dbg.c" | |
89 | #include "ohci-mem.c" | |
90 | #include "ohci-q.c" | |
91 | ||
92 | ||
93 | /* | |
94 | * On architectures with edge-triggered interrupts we must never return | |
95 | * IRQ_NONE. | |
96 | */ | |
97 | #if defined(CONFIG_SA1111) /* ... or other edge-triggered systems */ | |
98 | #define IRQ_NOTMINE IRQ_HANDLED | |
99 | #else | |
100 | #define IRQ_NOTMINE IRQ_NONE | |
101 | #endif | |
102 | ||
103 | ||
104 | /* Some boards misreport power switching/overcurrent */ | |
c4005a8f | 105 | static bool distrust_firmware; |
1da177e4 LT |
106 | module_param (distrust_firmware, bool, 0); |
107 | MODULE_PARM_DESC (distrust_firmware, | |
108 | "true to distrust firmware power/overcurrent setup"); | |
109 | ||
110 | /* Some boards leave IR set wrongly, since they fail BIOS/SMM handshakes */ | |
900937c0 | 111 | static bool no_handshake; |
1da177e4 LT |
112 | module_param (no_handshake, bool, 0); |
113 | MODULE_PARM_DESC (no_handshake, "true (not default) disables BIOS handshake"); | |
114 | ||
115 | /*-------------------------------------------------------------------------*/ | |
116 | ||
6f65126c AS |
117 | static int number_of_tds(struct urb *urb) |
118 | { | |
119 | int len, i, num, this_sg_len; | |
120 | struct scatterlist *sg; | |
121 | ||
122 | len = urb->transfer_buffer_length; | |
123 | i = urb->num_mapped_sgs; | |
124 | ||
125 | if (len > 0 && i > 0) { /* Scatter-gather transfer */ | |
126 | num = 0; | |
127 | sg = urb->sg; | |
128 | for (;;) { | |
129 | this_sg_len = min_t(int, sg_dma_len(sg), len); | |
130 | num += DIV_ROUND_UP(this_sg_len, 4096); | |
131 | len -= this_sg_len; | |
132 | if (--i <= 0 || len <= 0) | |
133 | break; | |
134 | sg = sg_next(sg); | |
135 | } | |
136 | ||
137 | } else { /* Non-SG transfer */ | |
138 | /* one TD for every 4096 Bytes (could be up to 8K) */ | |
139 | num = DIV_ROUND_UP(len, 4096); | |
140 | } | |
141 | return num; | |
142 | } | |
143 | ||
1da177e4 LT |
144 | /* |
145 | * queue up an urb for anything except the root hub | |
146 | */ | |
147 | static int ohci_urb_enqueue ( | |
148 | struct usb_hcd *hcd, | |
1da177e4 | 149 | struct urb *urb, |
55016f10 | 150 | gfp_t mem_flags |
1da177e4 LT |
151 | ) { |
152 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
153 | struct ed *ed; | |
154 | urb_priv_t *urb_priv; | |
155 | unsigned int pipe = urb->pipe; | |
156 | int i, size = 0; | |
157 | unsigned long flags; | |
158 | int retval = 0; | |
dd9048af | 159 | |
1da177e4 | 160 | /* every endpoint has a ed, locate and maybe (re)initialize it */ |
71f46340 GKH |
161 | ed = ed_get(ohci, urb->ep, urb->dev, pipe, urb->interval); |
162 | if (! ed) | |
1da177e4 LT |
163 | return -ENOMEM; |
164 | ||
165 | /* for the private part of the URB we need the number of TDs (size) */ | |
166 | switch (ed->type) { | |
167 | case PIPE_CONTROL: | |
168 | /* td_submit_urb() doesn't yet handle these */ | |
169 | if (urb->transfer_buffer_length > 4096) | |
170 | return -EMSGSIZE; | |
171 | ||
172 | /* 1 TD for setup, 1 for ACK, plus ... */ | |
173 | size = 2; | |
1d6903a6 | 174 | fallthrough; |
1da177e4 LT |
175 | // case PIPE_INTERRUPT: |
176 | // case PIPE_BULK: | |
177 | default: | |
6f65126c AS |
178 | size += number_of_tds(urb); |
179 | /* maybe a zero-length packet to wrap it up */ | |
1da177e4 LT |
180 | if (size == 0) |
181 | size++; | |
182 | else if ((urb->transfer_flags & URB_ZERO_PACKET) != 0 | |
183 | && (urb->transfer_buffer_length | |
dcd2e49b | 184 | % usb_maxpacket(urb->dev, pipe)) == 0) |
1da177e4 LT |
185 | size++; |
186 | break; | |
187 | case PIPE_ISOCHRONOUS: /* number of packets from URB */ | |
188 | size = urb->number_of_packets; | |
189 | break; | |
190 | } | |
191 | ||
192 | /* allocate the private part of the URB */ | |
6943ee7c | 193 | urb_priv = kzalloc(struct_size(urb_priv, td, size), mem_flags); |
1da177e4 LT |
194 | if (!urb_priv) |
195 | return -ENOMEM; | |
1da177e4 LT |
196 | INIT_LIST_HEAD (&urb_priv->pending); |
197 | urb_priv->length = size; | |
dd9048af | 198 | urb_priv->ed = ed; |
1da177e4 LT |
199 | |
200 | /* allocate the TDs (deferring hash chain updates) */ | |
201 | for (i = 0; i < size; i++) { | |
202 | urb_priv->td [i] = td_alloc (ohci, mem_flags); | |
203 | if (!urb_priv->td [i]) { | |
204 | urb_priv->length = i; | |
205 | urb_free_priv (ohci, urb_priv); | |
206 | return -ENOMEM; | |
207 | } | |
dd9048af | 208 | } |
1da177e4 LT |
209 | |
210 | spin_lock_irqsave (&ohci->lock, flags); | |
211 | ||
212 | /* don't submit to a dead HC */ | |
541c7d43 | 213 | if (!HCD_HW_ACCESSIBLE(hcd)) { |
8de98402 BH |
214 | retval = -ENODEV; |
215 | goto fail; | |
216 | } | |
b7463c71 | 217 | if (ohci->rh_state != OHCI_RH_RUNNING) { |
1da177e4 LT |
218 | retval = -ENODEV; |
219 | goto fail; | |
220 | } | |
e9df41c5 AS |
221 | retval = usb_hcd_link_urb_to_ep(hcd, urb); |
222 | if (retval) | |
1da177e4 | 223 | goto fail; |
1da177e4 LT |
224 | |
225 | /* schedule the ed if needed */ | |
226 | if (ed->state == ED_IDLE) { | |
227 | retval = ed_schedule (ohci, ed); | |
e9df41c5 AS |
228 | if (retval < 0) { |
229 | usb_hcd_unlink_urb_from_ep(hcd, urb); | |
230 | goto fail; | |
231 | } | |
81e38333 AS |
232 | |
233 | /* Start up the I/O watchdog timer, if it's not running */ | |
b2685bda | 234 | if (ohci->prev_frame_no == IO_WATCHDOG_OFF && |
21a60f6e GH |
235 | list_empty(&ohci->eds_in_use) && |
236 | !(ohci->flags & OHCI_QUIRK_QEMU)) { | |
499b3803 | 237 | ohci->prev_frame_no = ohci_frame_no(ohci); |
81e38333 AS |
238 | mod_timer(&ohci->io_watchdog, |
239 | jiffies + IO_WATCHDOG_DELAY); | |
499b3803 | 240 | } |
81e38333 AS |
241 | list_add(&ed->in_use_list, &ohci->eds_in_use); |
242 | ||
1da177e4 LT |
243 | if (ed->type == PIPE_ISOCHRONOUS) { |
244 | u16 frame = ohci_frame_no(ohci); | |
245 | ||
246 | /* delay a few frames before the first TD */ | |
247 | frame += max_t (u16, 8, ed->interval); | |
248 | frame &= ~(ed->interval - 1); | |
249 | frame |= ed->branch; | |
250 | urb->start_frame = frame; | |
a8693424 | 251 | ed->last_iso = frame + ed->interval * (size - 1); |
6a41b4d3 AS |
252 | } |
253 | } else if (ed->type == PIPE_ISOCHRONOUS) { | |
e1944017 | 254 | u16 next = ohci_frame_no(ohci) + 1; |
6a41b4d3 | 255 | u16 frame = ed->last_iso + ed->interval; |
a8693424 | 256 | u16 length = ed->interval * (size - 1); |
6a41b4d3 AS |
257 | |
258 | /* Behind the scheduling threshold? */ | |
259 | if (unlikely(tick_before(frame, next))) { | |
260 | ||
a8693424 | 261 | /* URB_ISO_ASAP: Round up to the first available slot */ |
815fa7b9 | 262 | if (urb->transfer_flags & URB_ISO_ASAP) { |
6a41b4d3 AS |
263 | frame += (next - frame + ed->interval - 1) & |
264 | -ed->interval; | |
1da177e4 | 265 | |
6a41b4d3 | 266 | /* |
a8693424 AS |
267 | * Not ASAP: Use the next slot in the stream, |
268 | * no matter what. | |
1da177e4 | 269 | */ |
815fa7b9 | 270 | } else { |
815fa7b9 AS |
271 | /* |
272 | * Some OHCI hardware doesn't handle late TDs | |
273 | * correctly. After retiring them it proceeds | |
274 | * to the next ED instead of the next TD. | |
275 | * Therefore we have to omit the late TDs | |
276 | * entirely. | |
277 | */ | |
278 | urb_priv->td_cnt = DIV_ROUND_UP( | |
279 | (u16) (next - frame), | |
280 | ed->interval); | |
a8693424 AS |
281 | if (urb_priv->td_cnt >= urb_priv->length) { |
282 | ++urb_priv->td_cnt; /* Mark it */ | |
283 | ohci_dbg(ohci, "iso underrun %p (%u+%u < %u)\n", | |
284 | urb, frame, length, | |
285 | next); | |
286 | } | |
6a41b4d3 | 287 | } |
1da177e4 | 288 | } |
6a41b4d3 | 289 | urb->start_frame = frame; |
a8693424 | 290 | ed->last_iso = frame + length; |
6a41b4d3 | 291 | } |
1da177e4 LT |
292 | |
293 | /* fill the TDs and link them to the ed; and | |
294 | * enable that part of the schedule, if needed | |
295 | * and update count of queued periodic urbs | |
296 | */ | |
297 | urb->hcpriv = urb_priv; | |
298 | td_submit_urb (ohci, urb); | |
299 | ||
1da177e4 LT |
300 | fail: |
301 | if (retval) | |
302 | urb_free_priv (ohci, urb_priv); | |
303 | spin_unlock_irqrestore (&ohci->lock, flags); | |
304 | return retval; | |
305 | } | |
306 | ||
307 | /* | |
55d84968 AS |
308 | * decouple the URB from the HC queues (TDs, urb_priv). |
309 | * reporting is always done | |
1da177e4 LT |
310 | * asynchronously, and we might be dealing with an urb that's |
311 | * partially transferred, or an ED with other urbs being unlinked. | |
312 | */ | |
e9df41c5 | 313 | static int ohci_urb_dequeue(struct usb_hcd *hcd, struct urb *urb, int status) |
1da177e4 LT |
314 | { |
315 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
316 | unsigned long flags; | |
e9df41c5 | 317 | int rc; |
8b3ab0ed | 318 | urb_priv_t *urb_priv; |
dd9048af | 319 | |
1da177e4 | 320 | spin_lock_irqsave (&ohci->lock, flags); |
e9df41c5 | 321 | rc = usb_hcd_check_unlink_urb(hcd, urb, status); |
8b3ab0ed | 322 | if (rc == 0) { |
1da177e4 LT |
323 | |
324 | /* Unless an IRQ completed the unlink while it was being | |
325 | * handed to us, flag it for unlink and giveback, and force | |
326 | * some upcoming INTR_SF to call finish_unlinks() | |
327 | */ | |
328 | urb_priv = urb->hcpriv; | |
8b3ab0ed AS |
329 | if (urb_priv->ed->state == ED_OPER) |
330 | start_ed_unlink(ohci, urb_priv->ed); | |
331 | ||
332 | if (ohci->rh_state != OHCI_RH_RUNNING) { | |
333 | /* With HC dead, we can clean up right away */ | |
cdb4dd15 | 334 | ohci_work(ohci); |
1da177e4 | 335 | } |
1da177e4 LT |
336 | } |
337 | spin_unlock_irqrestore (&ohci->lock, flags); | |
e9df41c5 | 338 | return rc; |
1da177e4 LT |
339 | } |
340 | ||
341 | /*-------------------------------------------------------------------------*/ | |
342 | ||
343 | /* frees config/altsetting state for endpoints, | |
344 | * including ED memory, dummy TD, and bulk/intr data toggle | |
345 | */ | |
346 | ||
347 | static void | |
348 | ohci_endpoint_disable (struct usb_hcd *hcd, struct usb_host_endpoint *ep) | |
349 | { | |
350 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
351 | unsigned long flags; | |
352 | struct ed *ed = ep->hcpriv; | |
353 | unsigned limit = 1000; | |
354 | ||
355 | /* ASSERT: any requests/urbs are being unlinked */ | |
356 | /* ASSERT: nobody can be submitting urbs for this any more */ | |
357 | ||
358 | if (!ed) | |
359 | return; | |
360 | ||
361 | rescan: | |
362 | spin_lock_irqsave (&ohci->lock, flags); | |
363 | ||
b7463c71 | 364 | if (ohci->rh_state != OHCI_RH_RUNNING) { |
1da177e4 LT |
365 | sanitize: |
366 | ed->state = ED_IDLE; | |
cdb4dd15 | 367 | ohci_work(ohci); |
1da177e4 LT |
368 | } |
369 | ||
370 | switch (ed->state) { | |
371 | case ED_UNLINK: /* wait for hw to finish? */ | |
372 | /* major IRQ delivery trouble loses INTR_SF too... */ | |
373 | if (limit-- == 0) { | |
89a0fd18 | 374 | ohci_warn(ohci, "ED unlink timeout\n"); |
1da177e4 LT |
375 | goto sanitize; |
376 | } | |
377 | spin_unlock_irqrestore (&ohci->lock, flags); | |
22c43863 | 378 | schedule_timeout_uninterruptible(1); |
1da177e4 LT |
379 | goto rescan; |
380 | case ED_IDLE: /* fully unlinked */ | |
381 | if (list_empty (&ed->td_list)) { | |
382 | td_free (ohci, ed->dummy); | |
383 | ed_free (ohci, ed); | |
384 | break; | |
385 | } | |
e288fc98 | 386 | fallthrough; |
1da177e4 LT |
387 | default: |
388 | /* caller was supposed to have unlinked any requests; | |
389 | * that's not our job. can't recover; must leak ed. | |
390 | */ | |
391 | ohci_err (ohci, "leak ed %p (#%02x) state %d%s\n", | |
392 | ed, ep->desc.bEndpointAddress, ed->state, | |
393 | list_empty (&ed->td_list) ? "" : " (has tds)"); | |
394 | td_free (ohci, ed->dummy); | |
395 | break; | |
396 | } | |
397 | ep->hcpriv = NULL; | |
398 | spin_unlock_irqrestore (&ohci->lock, flags); | |
1da177e4 LT |
399 | } |
400 | ||
401 | static int ohci_get_frame (struct usb_hcd *hcd) | |
402 | { | |
403 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
404 | ||
405 | return ohci_frame_no(ohci); | |
406 | } | |
407 | ||
408 | static void ohci_usb_reset (struct ohci_hcd *ohci) | |
409 | { | |
410 | ohci->hc_control = ohci_readl (ohci, &ohci->regs->control); | |
411 | ohci->hc_control &= OHCI_CTRL_RWC; | |
412 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
b7463c71 | 413 | ohci->rh_state = OHCI_RH_HALTED; |
1da177e4 LT |
414 | } |
415 | ||
64a21d02 | 416 | /* ohci_shutdown forcibly disables IRQs and DMA, helping kexec and |
f4df0e33 DB |
417 | * other cases where the next software may expect clean state from the |
418 | * "firmware". this is bus-neutral, unlike shutdown() methods. | |
419 | */ | |
a349b95d | 420 | static void _ohci_shutdown(struct usb_hcd *hcd) |
f4df0e33 DB |
421 | { |
422 | struct ohci_hcd *ohci; | |
423 | ||
64a21d02 | 424 | ohci = hcd_to_ohci (hcd); |
c6187597 | 425 | ohci_writel(ohci, (u32) ~0, &ohci->regs->intrdisable); |
3df7169e | 426 | |
c6187597 AS |
427 | /* Software reset, after which the controller goes into SUSPEND */ |
428 | ohci_writel(ohci, OHCI_HCR, &ohci->regs->cmdstatus); | |
429 | ohci_readl(ohci, &ohci->regs->cmdstatus); /* flush the writes */ | |
430 | udelay(10); | |
3df7169e | 431 | |
c6187597 | 432 | ohci_writel(ohci, ohci->fminterval, &ohci->regs->fminterval); |
81e38333 | 433 | ohci->rh_state = OHCI_RH_HALTED; |
f4df0e33 DB |
434 | } |
435 | ||
a349b95d YS |
436 | static void ohci_shutdown(struct usb_hcd *hcd) |
437 | { | |
438 | struct ohci_hcd *ohci = hcd_to_ohci(hcd); | |
439 | unsigned long flags; | |
440 | ||
441 | spin_lock_irqsave(&ohci->lock, flags); | |
442 | _ohci_shutdown(hcd); | |
443 | spin_unlock_irqrestore(&ohci->lock, flags); | |
444 | } | |
445 | ||
1da177e4 LT |
446 | /*-------------------------------------------------------------------------* |
447 | * HC functions | |
448 | *-------------------------------------------------------------------------*/ | |
449 | ||
450 | /* init memory, and kick BIOS/SMM off */ | |
451 | ||
452 | static int ohci_init (struct ohci_hcd *ohci) | |
453 | { | |
454 | int ret; | |
6a9062f3 | 455 | struct usb_hcd *hcd = ohci_to_hcd(ohci); |
1da177e4 | 456 | |
6f65126c | 457 | /* Accept arbitrarily long scatter-gather lists */ |
2d7a3dc3 | 458 | if (!hcd->localmem_pool) |
d6c931ea | 459 | hcd->self.sg_tablesize = ~0; |
6f65126c | 460 | |
1133cd8a DB |
461 | if (distrust_firmware) |
462 | ohci->flags |= OHCI_QUIRK_HUB_POWER; | |
463 | ||
b7463c71 | 464 | ohci->rh_state = OHCI_RH_HALTED; |
6a9062f3 | 465 | ohci->regs = hcd->regs; |
1da177e4 | 466 | |
6a9062f3 DB |
467 | /* REVISIT this BIOS handshake is now moved into PCI "quirks", and |
468 | * was never needed for most non-PCI systems ... remove the code? | |
469 | */ | |
470 | ||
1da177e4 LT |
471 | #ifndef IR_DISABLE |
472 | /* SMM owns the HC? not for long! */ | |
473 | if (!no_handshake && ohci_readl (ohci, | |
474 | &ohci->regs->control) & OHCI_CTRL_IR) { | |
475 | u32 temp; | |
476 | ||
477 | ohci_dbg (ohci, "USB HC TakeOver from BIOS/SMM\n"); | |
478 | ||
479 | /* this timeout is arbitrary. we make it long, so systems | |
480 | * depending on usb keyboards may be usable even if the | |
481 | * BIOS/SMM code seems pretty broken. | |
482 | */ | |
483 | temp = 500; /* arbitrary: five seconds */ | |
484 | ||
485 | ohci_writel (ohci, OHCI_INTR_OC, &ohci->regs->intrenable); | |
486 | ohci_writel (ohci, OHCI_OCR, &ohci->regs->cmdstatus); | |
487 | while (ohci_readl (ohci, &ohci->regs->control) & OHCI_CTRL_IR) { | |
488 | msleep (10); | |
489 | if (--temp == 0) { | |
490 | ohci_err (ohci, "USB HC takeover failed!" | |
491 | " (BIOS/SMM bug)\n"); | |
492 | return -EBUSY; | |
493 | } | |
494 | } | |
495 | ohci_usb_reset (ohci); | |
496 | } | |
497 | #endif | |
498 | ||
499 | /* Disable HC interrupts */ | |
500 | ohci_writel (ohci, OHCI_INTR_MIE, &ohci->regs->intrdisable); | |
6a9062f3 DB |
501 | |
502 | /* flush the writes, and save key bits like RWC */ | |
503 | if (ohci_readl (ohci, &ohci->regs->control) & OHCI_CTRL_RWC) | |
504 | ohci->hc_control |= OHCI_CTRL_RWC; | |
1da177e4 | 505 | |
fdd13b36 DB |
506 | /* Read the number of ports unless overridden */ |
507 | if (ohci->num_ports == 0) | |
508 | ohci->num_ports = roothub_a(ohci) & RH_A_NDP; | |
509 | ||
1da177e4 LT |
510 | if (ohci->hcca) |
511 | return 0; | |
512 | ||
e99e88a9 | 513 | timer_setup(&ohci->io_watchdog, io_watchdog_func, 0); |
b2685bda | 514 | ohci->prev_frame_no = IO_WATCHDOG_OFF; |
81e38333 | 515 | |
b0310c2f | 516 | if (hcd->localmem_pool) |
ff2437be | 517 | ohci->hcca = gen_pool_dma_alloc_align(hcd->localmem_pool, |
b0310c2f | 518 | sizeof(*ohci->hcca), |
ff2437be | 519 | &ohci->hcca_dma, 256); |
b0310c2f LT |
520 | else |
521 | ohci->hcca = dma_alloc_coherent(hcd->self.controller, | |
522 | sizeof(*ohci->hcca), | |
523 | &ohci->hcca_dma, | |
524 | GFP_KERNEL); | |
1da177e4 LT |
525 | if (!ohci->hcca) |
526 | return -ENOMEM; | |
527 | ||
528 | if ((ret = ohci_mem_init (ohci)) < 0) | |
6a9062f3 DB |
529 | ohci_stop (hcd); |
530 | else { | |
6a9062f3 DB |
531 | create_debug_files (ohci); |
532 | } | |
1da177e4 LT |
533 | |
534 | return ret; | |
1da177e4 LT |
535 | } |
536 | ||
537 | /*-------------------------------------------------------------------------*/ | |
538 | ||
539 | /* Start an OHCI controller, set the BUS operational | |
540 | * resets USB and controller | |
dd9048af | 541 | * enable interrupts |
1da177e4 LT |
542 | */ |
543 | static int ohci_run (struct ohci_hcd *ohci) | |
544 | { | |
96f90a8b | 545 | u32 mask, val; |
1da177e4 | 546 | int first = ohci->fminterval == 0; |
6a9062f3 | 547 | struct usb_hcd *hcd = ohci_to_hcd(ohci); |
1da177e4 | 548 | |
b7463c71 | 549 | ohci->rh_state = OHCI_RH_HALTED; |
1da177e4 LT |
550 | |
551 | /* boot firmware should have set this up (5.1.1.3.1) */ | |
552 | if (first) { | |
553 | ||
96f90a8b HS |
554 | val = ohci_readl (ohci, &ohci->regs->fminterval); |
555 | ohci->fminterval = val & 0x3fff; | |
1da177e4 LT |
556 | if (ohci->fminterval != FI) |
557 | ohci_dbg (ohci, "fminterval delta %d\n", | |
558 | ohci->fminterval - FI); | |
559 | ohci->fminterval |= FSMP (ohci->fminterval) << 16; | |
560 | /* also: power/overcurrent flags in roothub.a */ | |
561 | } | |
562 | ||
6fd9086a AS |
563 | /* Reset USB nearly "by the book". RemoteWakeupConnected has |
564 | * to be checked in case boot firmware (BIOS/SMM/...) has set up | |
565 | * wakeup in a way the bus isn't aware of (e.g., legacy PCI PM). | |
566 | * If the bus glue detected wakeup capability then it should | |
bcca06ef | 567 | * already be enabled; if so we'll just enable it again. |
1da177e4 | 568 | */ |
bcca06ef AS |
569 | if ((ohci->hc_control & OHCI_CTRL_RWC) != 0) |
570 | device_set_wakeup_capable(hcd->self.controller, 1); | |
1da177e4 LT |
571 | |
572 | switch (ohci->hc_control & OHCI_CTRL_HCFS) { | |
573 | case OHCI_USB_OPER: | |
96f90a8b | 574 | val = 0; |
1da177e4 LT |
575 | break; |
576 | case OHCI_USB_SUSPEND: | |
577 | case OHCI_USB_RESUME: | |
578 | ohci->hc_control &= OHCI_CTRL_RWC; | |
579 | ohci->hc_control |= OHCI_USB_RESUME; | |
96f90a8b | 580 | val = 10 /* msec wait */; |
1da177e4 LT |
581 | break; |
582 | // case OHCI_USB_RESET: | |
583 | default: | |
584 | ohci->hc_control &= OHCI_CTRL_RWC; | |
585 | ohci->hc_control |= OHCI_USB_RESET; | |
96f90a8b | 586 | val = 50 /* msec wait */; |
1da177e4 LT |
587 | break; |
588 | } | |
589 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
590 | // flush the writes | |
591 | (void) ohci_readl (ohci, &ohci->regs->control); | |
96f90a8b | 592 | msleep(val); |
383975d7 | 593 | |
1da177e4 LT |
594 | memset (ohci->hcca, 0, sizeof (struct ohci_hcca)); |
595 | ||
596 | /* 2msec timelimit here means no irqs/preempt */ | |
597 | spin_lock_irq (&ohci->lock); | |
598 | ||
599 | retry: | |
600 | /* HC Reset requires max 10 us delay */ | |
601 | ohci_writel (ohci, OHCI_HCR, &ohci->regs->cmdstatus); | |
96f90a8b | 602 | val = 30; /* ... allow extra time */ |
1da177e4 | 603 | while ((ohci_readl (ohci, &ohci->regs->cmdstatus) & OHCI_HCR) != 0) { |
96f90a8b | 604 | if (--val == 0) { |
1da177e4 LT |
605 | spin_unlock_irq (&ohci->lock); |
606 | ohci_err (ohci, "USB HC reset timed out!\n"); | |
607 | return -1; | |
608 | } | |
609 | udelay (1); | |
610 | } | |
611 | ||
612 | /* now we're in the SUSPEND state ... must go OPERATIONAL | |
613 | * within 2msec else HC enters RESUME | |
614 | * | |
615 | * ... but some hardware won't init fmInterval "by the book" | |
616 | * (SiS, OPTi ...), so reset again instead. SiS doesn't need | |
617 | * this if we write fmInterval after we're OPERATIONAL. | |
618 | * Unclear about ALi, ServerWorks, and others ... this could | |
619 | * easily be a longstanding bug in chip init on Linux. | |
620 | */ | |
621 | if (ohci->flags & OHCI_QUIRK_INITRESET) { | |
622 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
623 | // flush those writes | |
624 | (void) ohci_readl (ohci, &ohci->regs->control); | |
625 | } | |
626 | ||
627 | /* Tell the controller where the control and bulk lists are | |
628 | * The lists are empty now. */ | |
629 | ohci_writel (ohci, 0, &ohci->regs->ed_controlhead); | |
630 | ohci_writel (ohci, 0, &ohci->regs->ed_bulkhead); | |
631 | ||
632 | /* a reset clears this */ | |
633 | ohci_writel (ohci, (u32) ohci->hcca_dma, &ohci->regs->hcca); | |
634 | ||
635 | periodic_reinit (ohci); | |
636 | ||
637 | /* some OHCI implementations are finicky about how they init. | |
638 | * bogus values here mean not even enumeration could work. | |
639 | */ | |
640 | if ((ohci_readl (ohci, &ohci->regs->fminterval) & 0x3fff0000) == 0 | |
641 | || !ohci_readl (ohci, &ohci->regs->periodicstart)) { | |
642 | if (!(ohci->flags & OHCI_QUIRK_INITRESET)) { | |
643 | ohci->flags |= OHCI_QUIRK_INITRESET; | |
644 | ohci_dbg (ohci, "enabling initreset quirk\n"); | |
645 | goto retry; | |
646 | } | |
647 | spin_unlock_irq (&ohci->lock); | |
648 | ohci_err (ohci, "init err (%08x %04x)\n", | |
649 | ohci_readl (ohci, &ohci->regs->fminterval), | |
650 | ohci_readl (ohci, &ohci->regs->periodicstart)); | |
651 | return -EOVERFLOW; | |
652 | } | |
653 | ||
37ebb549 | 654 | /* use rhsc irqs after hub_wq is allocated */ |
541c7d43 | 655 | set_bit(HCD_FLAG_POLL_RH, &hcd->flags); |
d413984a DB |
656 | hcd->uses_new_polling = 1; |
657 | ||
658 | /* start controller operations */ | |
1da177e4 | 659 | ohci->hc_control &= OHCI_CTRL_RWC; |
d413984a DB |
660 | ohci->hc_control |= OHCI_CONTROL_INIT | OHCI_USB_OPER; |
661 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
b7463c71 | 662 | ohci->rh_state = OHCI_RH_RUNNING; |
1da177e4 LT |
663 | |
664 | /* wake on ConnectStatusChange, matching external hubs */ | |
665 | ohci_writel (ohci, RH_HS_DRWE, &ohci->regs->roothub.status); | |
666 | ||
667 | /* Choose the interrupts we care about now, others later on demand */ | |
668 | mask = OHCI_INTR_INIT; | |
d413984a | 669 | ohci_writel (ohci, ~0, &ohci->regs->intrstatus); |
1da177e4 LT |
670 | ohci_writel (ohci, mask, &ohci->regs->intrenable); |
671 | ||
672 | /* handle root hub init quirks ... */ | |
96f90a8b | 673 | val = roothub_a (ohci); |
b77d2a0a HM |
674 | /* Configure for per-port over-current protection by default */ |
675 | val &= ~RH_A_NOCP; | |
676 | val |= RH_A_OCPM; | |
1da177e4 | 677 | if (ohci->flags & OHCI_QUIRK_SUPERIO) { |
b77d2a0a HM |
678 | /* NSC 87560 and maybe others. |
679 | * Ganged power switching, no over-current protection. | |
680 | */ | |
96f90a8b | 681 | val |= RH_A_NOCP; |
b77d2a0a | 682 | val &= ~(RH_A_POTPGT | RH_A_NPS | RH_A_PSM | RH_A_OCPM); |
1133cd8a DB |
683 | } else if ((ohci->flags & OHCI_QUIRK_AMD756) || |
684 | (ohci->flags & OHCI_QUIRK_HUB_POWER)) { | |
1da177e4 | 685 | /* hub power always on; required for AMD-756 and some |
b77d2a0a | 686 | * Mac platforms. |
1da177e4 | 687 | */ |
96f90a8b | 688 | val |= RH_A_NPS; |
1da177e4 | 689 | } |
b77d2a0a HM |
690 | ohci_writel(ohci, val, &ohci->regs->roothub.a); |
691 | ||
1da177e4 | 692 | ohci_writel (ohci, RH_HS_LPSC, &ohci->regs->roothub.status); |
96f90a8b | 693 | ohci_writel (ohci, (val & RH_A_NPS) ? 0 : RH_B_PPCM, |
1da177e4 LT |
694 | &ohci->regs->roothub.b); |
695 | // flush those writes | |
696 | (void) ohci_readl (ohci, &ohci->regs->control); | |
697 | ||
d413984a | 698 | ohci->next_statechange = jiffies + STATECHANGE_DELAY; |
1da177e4 LT |
699 | spin_unlock_irq (&ohci->lock); |
700 | ||
701 | // POTPGT delay is bits 24-31, in 2 ms units. | |
96f90a8b | 702 | mdelay ((val >> 23) & 0x1fe); |
1da177e4 | 703 | |
256dbcd8 | 704 | ohci_dump(ohci); |
1da177e4 | 705 | |
1da177e4 LT |
706 | return 0; |
707 | } | |
708 | ||
95e44d44 MG |
709 | /* ohci_setup routine for generic controller initialization */ |
710 | ||
711 | int ohci_setup(struct usb_hcd *hcd) | |
712 | { | |
713 | struct ohci_hcd *ohci = hcd_to_ohci(hcd); | |
714 | ||
715 | ohci_hcd_init(ohci); | |
716 | ||
717 | return ohci_init(ohci); | |
718 | } | |
719 | EXPORT_SYMBOL_GPL(ohci_setup); | |
720 | ||
721 | /* ohci_start routine for generic controller start of all OHCI bus glue */ | |
722 | static int ohci_start(struct usb_hcd *hcd) | |
723 | { | |
724 | struct ohci_hcd *ohci = hcd_to_ohci(hcd); | |
725 | int ret; | |
726 | ||
727 | ret = ohci_run(ohci); | |
728 | if (ret < 0) { | |
729 | ohci_err(ohci, "can't start\n"); | |
730 | ohci_stop(hcd); | |
731 | } | |
732 | return ret; | |
733 | } | |
734 | ||
1da177e4 LT |
735 | /*-------------------------------------------------------------------------*/ |
736 | ||
81e38333 AS |
737 | /* |
738 | * Some OHCI controllers are known to lose track of completed TDs. They | |
739 | * don't add the TDs to the hardware done queue, which means we never see | |
740 | * them as being completed. | |
741 | * | |
742 | * This watchdog routine checks for such problems. Without some way to | |
743 | * tell when those TDs have completed, we would never take their EDs off | |
744 | * the unlink list. As a result, URBs could never be dequeued and | |
745 | * endpoints could never be released. | |
746 | */ | |
e99e88a9 | 747 | static void io_watchdog_func(struct timer_list *t) |
81e38333 | 748 | { |
e99e88a9 | 749 | struct ohci_hcd *ohci = from_timer(ohci, t, io_watchdog); |
81e38333 AS |
750 | bool takeback_all_pending = false; |
751 | u32 status; | |
752 | u32 head; | |
753 | struct ed *ed; | |
754 | struct td *td, *td_start, *td_next; | |
b2685bda | 755 | unsigned frame_no, prev_frame_no = IO_WATCHDOG_OFF; |
81e38333 AS |
756 | unsigned long flags; |
757 | ||
758 | spin_lock_irqsave(&ohci->lock, flags); | |
759 | ||
760 | /* | |
761 | * One way to lose track of completed TDs is if the controller | |
762 | * never writes back the done queue head. If it hasn't been | |
763 | * written back since the last time this function ran and if it | |
764 | * was non-empty at that time, something is badly wrong with the | |
765 | * hardware. | |
766 | */ | |
767 | status = ohci_readl(ohci, &ohci->regs->intrstatus); | |
768 | if (!(status & OHCI_INTR_WDH) && ohci->wdh_cnt == ohci->prev_wdh_cnt) { | |
769 | if (ohci->prev_donehead) { | |
770 | ohci_err(ohci, "HcDoneHead not written back; disabled\n"); | |
499b3803 | 771 | died: |
81e38333 AS |
772 | usb_hc_died(ohci_to_hcd(ohci)); |
773 | ohci_dump(ohci); | |
a349b95d | 774 | _ohci_shutdown(ohci_to_hcd(ohci)); |
81e38333 AS |
775 | goto done; |
776 | } else { | |
777 | /* No write back because the done queue was empty */ | |
778 | takeback_all_pending = true; | |
779 | } | |
780 | } | |
781 | ||
782 | /* Check every ED which might have pending TDs */ | |
783 | list_for_each_entry(ed, &ohci->eds_in_use, in_use_list) { | |
784 | if (ed->pending_td) { | |
785 | if (takeback_all_pending || | |
786 | OKAY_TO_TAKEBACK(ohci, ed)) { | |
787 | unsigned tmp = hc32_to_cpu(ohci, ed->hwINFO); | |
788 | ||
789 | ohci_dbg(ohci, "takeback pending TD for dev %d ep 0x%x\n", | |
790 | 0x007f & tmp, | |
791 | (0x000f & (tmp >> 7)) + | |
792 | ((tmp & ED_IN) >> 5)); | |
793 | add_to_done_list(ohci, ed->pending_td); | |
794 | } | |
795 | } | |
796 | ||
797 | /* Starting from the latest pending TD, */ | |
798 | td = ed->pending_td; | |
799 | ||
800 | /* or the last TD on the done list, */ | |
801 | if (!td) { | |
802 | list_for_each_entry(td_next, &ed->td_list, td_list) { | |
803 | if (!td_next->next_dl_td) | |
804 | break; | |
805 | td = td_next; | |
806 | } | |
807 | } | |
808 | ||
809 | /* find the last TD processed by the controller. */ | |
6aa7de05 | 810 | head = hc32_to_cpu(ohci, READ_ONCE(ed->hwHeadP)) & TD_MASK; |
81e38333 AS |
811 | td_start = td; |
812 | td_next = list_prepare_entry(td, &ed->td_list, td_list); | |
813 | list_for_each_entry_continue(td_next, &ed->td_list, td_list) { | |
814 | if (head == (u32) td_next->td_dma) | |
815 | break; | |
816 | td = td_next; /* head pointer has passed this TD */ | |
817 | } | |
818 | if (td != td_start) { | |
819 | /* | |
820 | * In case a WDH cycle is in progress, we will wait | |
821 | * for the next two cycles to complete before assuming | |
822 | * this TD will never get on the done queue. | |
823 | */ | |
824 | ed->takeback_wdh_cnt = ohci->wdh_cnt + 2; | |
825 | ed->pending_td = td; | |
826 | } | |
827 | } | |
828 | ||
829 | ohci_work(ohci); | |
830 | ||
831 | if (ohci->rh_state == OHCI_RH_RUNNING) { | |
499b3803 AS |
832 | |
833 | /* | |
834 | * Sometimes a controller just stops working. We can tell | |
835 | * by checking that the frame counter has advanced since | |
836 | * the last time we ran. | |
837 | * | |
838 | * But be careful: Some controllers violate the spec by | |
839 | * stopping their frame counter when no ports are active. | |
840 | */ | |
841 | frame_no = ohci_frame_no(ohci); | |
842 | if (frame_no == ohci->prev_frame_no) { | |
843 | int active_cnt = 0; | |
844 | int i; | |
845 | unsigned tmp; | |
846 | ||
847 | for (i = 0; i < ohci->num_ports; ++i) { | |
848 | tmp = roothub_portstatus(ohci, i); | |
849 | /* Enabled and not suspended? */ | |
850 | if ((tmp & RH_PS_PES) && !(tmp & RH_PS_PSS)) | |
851 | ++active_cnt; | |
852 | } | |
853 | ||
854 | if (active_cnt > 0) { | |
855 | ohci_err(ohci, "frame counter not updating; disabled\n"); | |
856 | goto died; | |
857 | } | |
858 | } | |
81e38333 | 859 | if (!list_empty(&ohci->eds_in_use)) { |
b2685bda | 860 | prev_frame_no = frame_no; |
81e38333 AS |
861 | ohci->prev_wdh_cnt = ohci->wdh_cnt; |
862 | ohci->prev_donehead = ohci_readl(ohci, | |
863 | &ohci->regs->donehead); | |
864 | mod_timer(&ohci->io_watchdog, | |
865 | jiffies + IO_WATCHDOG_DELAY); | |
866 | } | |
867 | } | |
868 | ||
869 | done: | |
b2685bda | 870 | ohci->prev_frame_no = prev_frame_no; |
81e38333 AS |
871 | spin_unlock_irqrestore(&ohci->lock, flags); |
872 | } | |
873 | ||
1da177e4 LT |
874 | /* an interrupt happens */ |
875 | ||
7d12e780 | 876 | static irqreturn_t ohci_irq (struct usb_hcd *hcd) |
1da177e4 LT |
877 | { |
878 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
879 | struct ohci_regs __iomem *regs = ohci->regs; | |
89a0fd18 | 880 | int ints; |
1da177e4 | 881 | |
565227c0 BH |
882 | /* Read interrupt status (and flush pending writes). We ignore the |
883 | * optimization of checking the LSB of hcca->done_head; it doesn't | |
884 | * work on all systems (edge triggering for OHCI can be a factor). | |
89a0fd18 | 885 | */ |
565227c0 | 886 | ints = ohci_readl(ohci, ®s->intrstatus); |
1da177e4 | 887 | |
565227c0 BH |
888 | /* Check for an all 1's result which is a typical consequence |
889 | * of dead, unclocked, or unplugged (CardBus...) devices | |
890 | */ | |
fe81f354 | 891 | again: |
565227c0 | 892 | if (ints == ~(u32)0) { |
b7463c71 | 893 | ohci->rh_state = OHCI_RH_HALTED; |
1da177e4 | 894 | ohci_dbg (ohci, "device removed!\n"); |
69fff59d | 895 | usb_hc_died(hcd); |
1da177e4 | 896 | return IRQ_HANDLED; |
565227c0 BH |
897 | } |
898 | ||
899 | /* We only care about interrupts that are enabled */ | |
900 | ints &= ohci_readl(ohci, ®s->intrenable); | |
1da177e4 LT |
901 | |
902 | /* interrupt for some other device? */ | |
b7463c71 | 903 | if (ints == 0 || unlikely(ohci->rh_state == OHCI_RH_HALTED)) |
1da177e4 | 904 | return IRQ_NOTMINE; |
d413984a | 905 | |
1da177e4 | 906 | if (ints & OHCI_INTR_UE) { |
1da177e4 | 907 | // e.g. due to PCI Master/Target Abort |
89a0fd18 | 908 | if (quirk_nec(ohci)) { |
d576bb9f MH |
909 | /* Workaround for a silicon bug in some NEC chips used |
910 | * in Apple's PowerBooks. Adapted from Darwin code. | |
911 | */ | |
912 | ohci_err (ohci, "OHCI Unrecoverable Error, scheduling NEC chip restart\n"); | |
913 | ||
914 | ohci_writel (ohci, OHCI_INTR_UE, ®s->intrdisable); | |
915 | ||
916 | schedule_work (&ohci->nec_work); | |
917 | } else { | |
d576bb9f | 918 | ohci_err (ohci, "OHCI Unrecoverable Error, disabled\n"); |
b7463c71 | 919 | ohci->rh_state = OHCI_RH_HALTED; |
69fff59d | 920 | usb_hc_died(hcd); |
d576bb9f | 921 | } |
1da177e4 | 922 | |
256dbcd8 | 923 | ohci_dump(ohci); |
1da177e4 LT |
924 | ohci_usb_reset (ohci); |
925 | } | |
926 | ||
583ceada | 927 | if (ints & OHCI_INTR_RHSC) { |
d2c4254f | 928 | ohci_dbg(ohci, "rhsc\n"); |
583ceada AS |
929 | ohci->next_statechange = jiffies + STATECHANGE_DELAY; |
930 | ohci_writel(ohci, OHCI_INTR_RD | OHCI_INTR_RHSC, | |
931 | ®s->intrstatus); | |
052ac01a AS |
932 | |
933 | /* NOTE: Vendors didn't always make the same implementation | |
934 | * choices for RHSC. Many followed the spec; RHSC triggers | |
935 | * on an edge, like setting and maybe clearing a port status | |
936 | * change bit. With others it's level-triggered, active | |
37ebb549 PM |
937 | * until hub_wq clears all the port status change bits. We'll |
938 | * always disable it here and rely on polling until hub_wq | |
052ac01a AS |
939 | * re-enables it. |
940 | */ | |
941 | ohci_writel(ohci, OHCI_INTR_RHSC, ®s->intrdisable); | |
583ceada AS |
942 | usb_hcd_poll_rh_status(hcd); |
943 | } | |
944 | ||
945 | /* For connect and disconnect events, we expect the controller | |
946 | * to turn on RHSC along with RD. But for remote wakeup events | |
947 | * this might not happen. | |
948 | */ | |
949 | else if (ints & OHCI_INTR_RD) { | |
d2c4254f | 950 | ohci_dbg(ohci, "resume detect\n"); |
583ceada | 951 | ohci_writel(ohci, OHCI_INTR_RD, ®s->intrstatus); |
541c7d43 | 952 | set_bit(HCD_FLAG_POLL_RH, &hcd->flags); |
8d1a243b AS |
953 | if (ohci->autostop) { |
954 | spin_lock (&ohci->lock); | |
955 | ohci_rh_resume (ohci); | |
956 | spin_unlock (&ohci->lock); | |
957 | } else | |
f197b2c5 | 958 | usb_hcd_resume_root_hub(hcd); |
1da177e4 LT |
959 | } |
960 | ||
c6fcb85e AS |
961 | spin_lock(&ohci->lock); |
962 | if (ints & OHCI_INTR_WDH) | |
963 | update_done_list(ohci); | |
dd9048af | 964 | |
1da177e4 LT |
965 | /* could track INTR_SO to reduce available PCI/... bandwidth */ |
966 | ||
967 | /* handle any pending URB/ED unlinks, leaving INTR_SF enabled | |
968 | * when there's still unlinking to be done (next frame). | |
969 | */ | |
cdb4dd15 | 970 | ohci_work(ohci); |
95d9a01d | 971 | if ((ints & OHCI_INTR_SF) != 0 && !ohci->ed_rm_list |
b7463c71 | 972 | && ohci->rh_state == OHCI_RH_RUNNING) |
dd9048af | 973 | ohci_writel (ohci, OHCI_INTR_SF, ®s->intrdisable); |
1da177e4 | 974 | |
b7463c71 | 975 | if (ohci->rh_state == OHCI_RH_RUNNING) { |
1da177e4 | 976 | ohci_writel (ohci, ints, ®s->intrstatus); |
81e38333 AS |
977 | if (ints & OHCI_INTR_WDH) |
978 | ++ohci->wdh_cnt; | |
979 | ||
dd9048af | 980 | ohci_writel (ohci, OHCI_INTR_MIE, ®s->intrenable); |
1da177e4 LT |
981 | // flush those writes |
982 | (void) ohci_readl (ohci, &ohci->regs->control); | |
983 | } | |
c6fcb85e | 984 | spin_unlock(&ohci->lock); |
1da177e4 | 985 | |
fe81f354 GR |
986 | /* repeat until all enabled interrupts are handled */ |
987 | if (ohci->rh_state != OHCI_RH_HALTED) { | |
988 | ints = ohci_readl(ohci, ®s->intrstatus); | |
989 | if (ints && (ints & ohci_readl(ohci, ®s->intrenable))) | |
990 | goto again; | |
991 | } | |
992 | ||
1da177e4 LT |
993 | return IRQ_HANDLED; |
994 | } | |
995 | ||
996 | /*-------------------------------------------------------------------------*/ | |
997 | ||
998 | static void ohci_stop (struct usb_hcd *hcd) | |
dd9048af | 999 | { |
1da177e4 LT |
1000 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); |
1001 | ||
256dbcd8 | 1002 | ohci_dump(ohci); |
1da177e4 | 1003 | |
569ff2de | 1004 | if (quirk_nec(ohci)) |
43829731 | 1005 | flush_work(&ohci->nec_work); |
81e38333 | 1006 | del_timer_sync(&ohci->io_watchdog); |
b2685bda | 1007 | ohci->prev_frame_no = IO_WATCHDOG_OFF; |
1da177e4 | 1008 | |
1da177e4 | 1009 | ohci_writel (ohci, OHCI_INTR_MIE, &ohci->regs->intrdisable); |
435932f2 | 1010 | ohci_usb_reset(ohci); |
71795c1d | 1011 | free_irq(hcd->irq, hcd); |
cd70469d | 1012 | hcd->irq = 0; |
71795c1d | 1013 | |
ab1666c1 | 1014 | if (quirk_amdiso(ohci)) |
ad93562b | 1015 | usb_amd_dev_put(); |
89a0fd18 | 1016 | |
1da177e4 LT |
1017 | remove_debug_files (ohci); |
1018 | ohci_mem_cleanup (ohci); | |
1019 | if (ohci->hcca) { | |
b0310c2f LT |
1020 | if (hcd->localmem_pool) |
1021 | gen_pool_free(hcd->localmem_pool, | |
1022 | (unsigned long)ohci->hcca, | |
1023 | sizeof(*ohci->hcca)); | |
1024 | else | |
1025 | dma_free_coherent(hcd->self.controller, | |
1026 | sizeof(*ohci->hcca), | |
1027 | ohci->hcca, ohci->hcca_dma); | |
1da177e4 LT |
1028 | ohci->hcca = NULL; |
1029 | ohci->hcca_dma = 0; | |
1030 | } | |
1031 | } | |
1032 | ||
1033 | /*-------------------------------------------------------------------------*/ | |
1034 | ||
2c93e790 | 1035 | #if defined(CONFIG_PM) || defined(CONFIG_USB_PCI) |
da6fb570 | 1036 | |
1da177e4 | 1037 | /* must not be called from interrupt context */ |
95e44d44 | 1038 | int ohci_restart(struct ohci_hcd *ohci) |
1da177e4 LT |
1039 | { |
1040 | int temp; | |
1041 | int i; | |
1042 | struct urb_priv *priv; | |
1da177e4 | 1043 | |
95e44d44 | 1044 | ohci_init(ohci); |
1da177e4 | 1045 | spin_lock_irq(&ohci->lock); |
b7463c71 | 1046 | ohci->rh_state = OHCI_RH_HALTED; |
d576bb9f MH |
1047 | |
1048 | /* Recycle any "live" eds/tds (and urbs). */ | |
1da177e4 LT |
1049 | if (!list_empty (&ohci->pending)) |
1050 | ohci_dbg(ohci, "abort schedule...\n"); | |
1051 | list_for_each_entry (priv, &ohci->pending, pending) { | |
1052 | struct urb *urb = priv->td[0]->urb; | |
1053 | struct ed *ed = priv->ed; | |
1054 | ||
1055 | switch (ed->state) { | |
1056 | case ED_OPER: | |
1057 | ed->state = ED_UNLINK; | |
1058 | ed->hwINFO |= cpu_to_hc32(ohci, ED_DEQUEUE); | |
1059 | ed_deschedule (ohci, ed); | |
1060 | ||
1061 | ed->ed_next = ohci->ed_rm_list; | |
1062 | ed->ed_prev = NULL; | |
1063 | ohci->ed_rm_list = ed; | |
e288fc98 | 1064 | fallthrough; |
1da177e4 LT |
1065 | case ED_UNLINK: |
1066 | break; | |
1067 | default: | |
1068 | ohci_dbg(ohci, "bogus ed %p state %d\n", | |
1069 | ed, ed->state); | |
1070 | } | |
1071 | ||
55d84968 AS |
1072 | if (!urb->unlinked) |
1073 | urb->unlinked = -ESHUTDOWN; | |
1da177e4 | 1074 | } |
cdb4dd15 | 1075 | ohci_work(ohci); |
1da177e4 LT |
1076 | spin_unlock_irq(&ohci->lock); |
1077 | ||
1078 | /* paranoia, in case that didn't work: */ | |
1079 | ||
1080 | /* empty the interrupt branches */ | |
1081 | for (i = 0; i < NUM_INTS; i++) ohci->load [i] = 0; | |
1082 | for (i = 0; i < NUM_INTS; i++) ohci->hcca->int_table [i] = 0; | |
dd9048af | 1083 | |
1da177e4 LT |
1084 | /* no EDs to remove */ |
1085 | ohci->ed_rm_list = NULL; | |
1086 | ||
dd9048af | 1087 | /* empty control and bulk lists */ |
1da177e4 LT |
1088 | ohci->ed_controltail = NULL; |
1089 | ohci->ed_bulktail = NULL; | |
1090 | ||
1091 | if ((temp = ohci_run (ohci)) < 0) { | |
1092 | ohci_err (ohci, "can't restart, %d\n", temp); | |
1093 | return temp; | |
1da177e4 | 1094 | } |
383975d7 | 1095 | ohci_dbg(ohci, "restart complete\n"); |
1da177e4 LT |
1096 | return 0; |
1097 | } | |
95e44d44 | 1098 | EXPORT_SYMBOL_GPL(ohci_restart); |
d576bb9f | 1099 | |
da6fb570 DB |
1100 | #endif |
1101 | ||
cd1965db FF |
1102 | #ifdef CONFIG_PM |
1103 | ||
95e44d44 | 1104 | int ohci_suspend(struct usb_hcd *hcd, bool do_wakeup) |
cd1965db FF |
1105 | { |
1106 | struct ohci_hcd *ohci = hcd_to_ohci (hcd); | |
1107 | unsigned long flags; | |
e1bffbf6 | 1108 | int rc = 0; |
cd1965db | 1109 | |
d4ae47dc | 1110 | /* Disable irq emission and mark HW unaccessible. Use |
cd1965db FF |
1111 | * the spinlock to properly synchronize with possible pending |
1112 | * RH suspend or resume activity. | |
1113 | */ | |
1114 | spin_lock_irqsave (&ohci->lock, flags); | |
cd1965db FF |
1115 | ohci_writel(ohci, OHCI_INTR_MIE, &ohci->regs->intrdisable); |
1116 | (void)ohci_readl(ohci, &ohci->regs->intrdisable); | |
1117 | ||
1118 | clear_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags); | |
cd1965db FF |
1119 | spin_unlock_irqrestore (&ohci->lock, flags); |
1120 | ||
e1bffbf6 MG |
1121 | synchronize_irq(hcd->irq); |
1122 | ||
1123 | if (do_wakeup && HCD_WAKEUP_PENDING(hcd)) { | |
1124 | ohci_resume(hcd, false); | |
1125 | rc = -EBUSY; | |
1126 | } | |
1127 | return rc; | |
cd1965db | 1128 | } |
95e44d44 | 1129 | EXPORT_SYMBOL_GPL(ohci_suspend); |
cd1965db FF |
1130 | |
1131 | ||
95e44d44 | 1132 | int ohci_resume(struct usb_hcd *hcd, bool hibernated) |
cd1965db | 1133 | { |
cfa49b4b FF |
1134 | struct ohci_hcd *ohci = hcd_to_ohci(hcd); |
1135 | int port; | |
1136 | bool need_reinit = false; | |
1137 | ||
cd1965db FF |
1138 | set_bit(HCD_FLAG_HW_ACCESSIBLE, &hcd->flags); |
1139 | ||
1140 | /* Make sure resume from hibernation re-enumerates everything */ | |
1141 | if (hibernated) | |
cfa49b4b FF |
1142 | ohci_usb_reset(ohci); |
1143 | ||
1144 | /* See if the controller is already running or has been reset */ | |
1145 | ohci->hc_control = ohci_readl(ohci, &ohci->regs->control); | |
1146 | if (ohci->hc_control & (OHCI_CTRL_IR | OHCI_SCHED_ENABLES)) { | |
1147 | need_reinit = true; | |
1148 | } else { | |
1149 | switch (ohci->hc_control & OHCI_CTRL_HCFS) { | |
1150 | case OHCI_USB_OPER: | |
1151 | case OHCI_USB_RESET: | |
1152 | need_reinit = true; | |
1153 | } | |
1154 | } | |
1155 | ||
1156 | /* If needed, reinitialize and suspend the root hub */ | |
1157 | if (need_reinit) { | |
1158 | spin_lock_irq(&ohci->lock); | |
1159 | ohci_rh_resume(ohci); | |
1160 | ohci_rh_suspend(ohci, 0); | |
1161 | spin_unlock_irq(&ohci->lock); | |
1162 | } | |
1163 | ||
1164 | /* Normally just turn on port power and enable interrupts */ | |
1165 | else { | |
1166 | ohci_dbg(ohci, "powerup ports\n"); | |
1167 | for (port = 0; port < ohci->num_ports; port++) | |
1168 | ohci_writel(ohci, RH_PS_PPS, | |
1169 | &ohci->regs->roothub.portstatus[port]); | |
1170 | ||
1171 | ohci_writel(ohci, OHCI_INTR_MIE, &ohci->regs->intrenable); | |
1172 | ohci_readl(ohci, &ohci->regs->intrenable); | |
1173 | msleep(20); | |
1174 | } | |
1175 | ||
1176 | usb_hcd_resume_root_hub(hcd); | |
cd1965db | 1177 | |
cd1965db FF |
1178 | return 0; |
1179 | } | |
95e44d44 MG |
1180 | EXPORT_SYMBOL_GPL(ohci_resume); |
1181 | ||
1182 | #endif | |
1183 | ||
1184 | /*-------------------------------------------------------------------------*/ | |
1185 | ||
1186 | /* | |
1187 | * Generic structure: This gets copied for platform drivers so that | |
1188 | * individual entries can be overridden as needed. | |
1189 | */ | |
cd1965db | 1190 | |
95e44d44 MG |
1191 | static const struct hc_driver ohci_hc_driver = { |
1192 | .description = hcd_name, | |
1193 | .product_desc = "OHCI Host Controller", | |
1194 | .hcd_priv_size = sizeof(struct ohci_hcd), | |
1195 | ||
1196 | /* | |
1197 | * generic hardware linkage | |
1198 | */ | |
1199 | .irq = ohci_irq, | |
7b81cb6b | 1200 | .flags = HCD_MEMORY | HCD_DMA | HCD_USB11, |
95e44d44 MG |
1201 | |
1202 | /* | |
1203 | * basic lifecycle operations | |
1204 | */ | |
1205 | .reset = ohci_setup, | |
1206 | .start = ohci_start, | |
1207 | .stop = ohci_stop, | |
1208 | .shutdown = ohci_shutdown, | |
1209 | ||
1210 | /* | |
1211 | * managing i/o requests and associated device resources | |
1212 | */ | |
1213 | .urb_enqueue = ohci_urb_enqueue, | |
1214 | .urb_dequeue = ohci_urb_dequeue, | |
1215 | .endpoint_disable = ohci_endpoint_disable, | |
1216 | ||
1217 | /* | |
1218 | * scheduling support | |
1219 | */ | |
1220 | .get_frame_number = ohci_get_frame, | |
1221 | ||
1222 | /* | |
1223 | * root hub support | |
1224 | */ | |
1225 | .hub_status_data = ohci_hub_status_data, | |
1226 | .hub_control = ohci_hub_control, | |
1227 | #ifdef CONFIG_PM | |
1228 | .bus_suspend = ohci_bus_suspend, | |
1229 | .bus_resume = ohci_bus_resume, | |
cd1965db | 1230 | #endif |
95e44d44 MG |
1231 | .start_port_reset = ohci_start_port_reset, |
1232 | }; | |
1233 | ||
1234 | void ohci_init_driver(struct hc_driver *drv, | |
1235 | const struct ohci_driver_overrides *over) | |
1236 | { | |
1237 | /* Copy the generic table to drv and then apply the overrides */ | |
1238 | *drv = ohci_hc_driver; | |
1239 | ||
c80ad6d1 KH |
1240 | if (over) { |
1241 | drv->product_desc = over->product_desc; | |
1242 | drv->hcd_priv_size += over->extra_priv_size; | |
1243 | if (over->reset) | |
1244 | drv->reset = over->reset; | |
1245 | } | |
95e44d44 MG |
1246 | } |
1247 | EXPORT_SYMBOL_GPL(ohci_init_driver); | |
cd1965db | 1248 | |
d576bb9f MH |
1249 | /*-------------------------------------------------------------------------*/ |
1250 | ||
1da177e4 | 1251 | MODULE_AUTHOR (DRIVER_AUTHOR); |
2b70f073 | 1252 | MODULE_DESCRIPTION(DRIVER_DESC); |
1da177e4 LT |
1253 | MODULE_LICENSE ("GPL"); |
1254 | ||
6381fad7 | 1255 | #if defined(CONFIG_ARCH_SA1100) && defined(CONFIG_SA1111) |
1da177e4 | 1256 | #include "ohci-sa1111.c" |
5e16fabe | 1257 | #define SA1111_DRIVER ohci_hcd_sa1111_driver |
1da177e4 LT |
1258 | #endif |
1259 | ||
495a678f SM |
1260 | #ifdef CONFIG_USB_OHCI_HCD_PPC_OF |
1261 | #include "ohci-ppc-of.c" | |
1262 | #define OF_PLATFORM_DRIVER ohci_hcd_ppc_of_driver | |
1263 | #endif | |
1264 | ||
6a6c957e GL |
1265 | #ifdef CONFIG_PPC_PS3 |
1266 | #include "ohci-ps3.c" | |
7a4eb7fd | 1267 | #define PS3_SYSTEM_BUS_DRIVER ps3_ohci_driver |
6a6c957e GL |
1268 | #endif |
1269 | ||
f54aab6e MD |
1270 | #ifdef CONFIG_MFD_SM501 |
1271 | #include "ohci-sm501.c" | |
3ee38d8b | 1272 | #define SM501_OHCI_DRIVER ohci_hcd_sm501_driver |
f54aab6e MD |
1273 | #endif |
1274 | ||
5e16fabe SM |
1275 | static int __init ohci_hcd_mod_init(void) |
1276 | { | |
1277 | int retval = 0; | |
5e16fabe SM |
1278 | |
1279 | if (usb_disabled()) | |
1280 | return -ENODEV; | |
1281 | ||
5b5e0928 | 1282 | pr_debug ("%s: block sizes: ed %zd td %zd\n", hcd_name, |
5e16fabe | 1283 | sizeof (struct ed), sizeof (struct td)); |
9beeee65 | 1284 | set_bit(USB_OHCI_LOADED, &usb_hcds_loaded); |
5e16fabe | 1285 | |
485f4f39 | 1286 | ohci_debug_root = debugfs_create_dir("ohci", usb_debug_root); |
684c19e0 | 1287 | |
6a6c957e | 1288 | #ifdef PS3_SYSTEM_BUS_DRIVER |
7a4eb7fd GL |
1289 | retval = ps3_ohci_driver_register(&PS3_SYSTEM_BUS_DRIVER); |
1290 | if (retval < 0) | |
1291 | goto error_ps3; | |
6a6c957e GL |
1292 | #endif |
1293 | ||
495a678f | 1294 | #ifdef OF_PLATFORM_DRIVER |
d35fb641 | 1295 | retval = platform_driver_register(&OF_PLATFORM_DRIVER); |
495a678f | 1296 | if (retval < 0) |
de44743b | 1297 | goto error_of_platform; |
495a678f SM |
1298 | #endif |
1299 | ||
5e16fabe SM |
1300 | #ifdef SA1111_DRIVER |
1301 | retval = sa1111_driver_register(&SA1111_DRIVER); | |
1302 | if (retval < 0) | |
de44743b | 1303 | goto error_sa1111; |
5e16fabe SM |
1304 | #endif |
1305 | ||
3ee38d8b BD |
1306 | #ifdef SM501_OHCI_DRIVER |
1307 | retval = platform_driver_register(&SM501_OHCI_DRIVER); | |
1308 | if (retval < 0) | |
1309 | goto error_sm501; | |
1310 | #endif | |
1311 | ||
5e16fabe SM |
1312 | return retval; |
1313 | ||
1314 | /* Error path */ | |
3ee38d8b | 1315 | #ifdef SM501_OHCI_DRIVER |
78c73414 | 1316 | platform_driver_unregister(&SM501_OHCI_DRIVER); |
3ee38d8b BD |
1317 | error_sm501: |
1318 | #endif | |
de44743b BH |
1319 | #ifdef SA1111_DRIVER |
1320 | sa1111_driver_unregister(&SA1111_DRIVER); | |
1321 | error_sa1111: | |
5e16fabe | 1322 | #endif |
495a678f | 1323 | #ifdef OF_PLATFORM_DRIVER |
d35fb641 | 1324 | platform_driver_unregister(&OF_PLATFORM_DRIVER); |
de44743b | 1325 | error_of_platform: |
495a678f | 1326 | #endif |
6a6c957e | 1327 | #ifdef PS3_SYSTEM_BUS_DRIVER |
7a4eb7fd | 1328 | ps3_ohci_driver_unregister(&PS3_SYSTEM_BUS_DRIVER); |
6a6c957e | 1329 | error_ps3: |
5e16fabe | 1330 | #endif |
684c19e0 TJ |
1331 | debugfs_remove(ohci_debug_root); |
1332 | ohci_debug_root = NULL; | |
684c19e0 | 1333 | |
9beeee65 | 1334 | clear_bit(USB_OHCI_LOADED, &usb_hcds_loaded); |
5e16fabe SM |
1335 | return retval; |
1336 | } | |
1337 | module_init(ohci_hcd_mod_init); | |
1338 | ||
1339 | static void __exit ohci_hcd_mod_exit(void) | |
1340 | { | |
3ee38d8b BD |
1341 | #ifdef SM501_OHCI_DRIVER |
1342 | platform_driver_unregister(&SM501_OHCI_DRIVER); | |
1343 | #endif | |
5e16fabe SM |
1344 | #ifdef SA1111_DRIVER |
1345 | sa1111_driver_unregister(&SA1111_DRIVER); | |
1346 | #endif | |
495a678f | 1347 | #ifdef OF_PLATFORM_DRIVER |
d35fb641 | 1348 | platform_driver_unregister(&OF_PLATFORM_DRIVER); |
495a678f | 1349 | #endif |
6a6c957e | 1350 | #ifdef PS3_SYSTEM_BUS_DRIVER |
7a4eb7fd | 1351 | ps3_ohci_driver_unregister(&PS3_SYSTEM_BUS_DRIVER); |
6a6c957e | 1352 | #endif |
684c19e0 | 1353 | debugfs_remove(ohci_debug_root); |
9beeee65 | 1354 | clear_bit(USB_OHCI_LOADED, &usb_hcds_loaded); |
5e16fabe SM |
1355 | } |
1356 | module_exit(ohci_hcd_mod_exit); | |
1357 |