usb: dwc3: omap: add basic suspend/resume support
[linux-block.git] / drivers / usb / dwc3 / dwc3-exynos.c
CommitLineData
d28a9689
AT
1/**
2 * dwc3-exynos.c - Samsung EXYNOS DWC3 Specific Glue layer
3 *
4 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
6 *
7 * Author: Anton Tikhomirov <av.tikhomirov@samsung.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 */
14
15#include <linux/module.h>
16#include <linux/kernel.h>
17#include <linux/slab.h>
18#include <linux/platform_device.h>
19#include <linux/platform_data/dwc3-exynos.h>
20#include <linux/dma-mapping.h>
d28a9689 21#include <linux/clk.h>
d720f057
FB
22#include <linux/usb/otg.h>
23#include <linux/usb/nop-usb-xceiv.h>
accefdd4 24#include <linux/of.h>
d28a9689 25
d28a9689
AT
26struct dwc3_exynos {
27 struct platform_device *dwc3;
d720f057
FB
28 struct platform_device *usb2_phy;
29 struct platform_device *usb3_phy;
d28a9689
AT
30 struct device *dev;
31
32 struct clk *clk;
33};
34
41ac7b3a 35static int dwc3_exynos_register_phys(struct dwc3_exynos *exynos)
d720f057
FB
36{
37 struct nop_usb_xceiv_platform_data pdata;
38 struct platform_device *pdev;
39 int ret;
40
41 memset(&pdata, 0x00, sizeof(pdata));
42
b0e45ddb 43 pdev = platform_device_alloc("nop_usb_xceiv", PLATFORM_DEVID_AUTO);
d720f057
FB
44 if (!pdev)
45 return -ENOMEM;
46
47 exynos->usb2_phy = pdev;
48 pdata.type = USB_PHY_TYPE_USB2;
49
50 ret = platform_device_add_data(exynos->usb2_phy, &pdata, sizeof(pdata));
51 if (ret)
52 goto err1;
53
b0e45ddb 54 pdev = platform_device_alloc("nop_usb_xceiv", PLATFORM_DEVID_AUTO);
d720f057
FB
55 if (!pdev) {
56 ret = -ENOMEM;
57 goto err1;
58 }
59
60 exynos->usb3_phy = pdev;
61 pdata.type = USB_PHY_TYPE_USB3;
62
63 ret = platform_device_add_data(exynos->usb3_phy, &pdata, sizeof(pdata));
64 if (ret)
65 goto err2;
66
67 ret = platform_device_add(exynos->usb2_phy);
68 if (ret)
69 goto err2;
70
71 ret = platform_device_add(exynos->usb3_phy);
72 if (ret)
73 goto err3;
74
75 return 0;
76
77err3:
78 platform_device_del(exynos->usb2_phy);
79
80err2:
81 platform_device_put(exynos->usb3_phy);
82
83err1:
84 platform_device_put(exynos->usb2_phy);
85
86 return ret;
87}
88
accefdd4
VG
89static u64 dwc3_exynos_dma_mask = DMA_BIT_MASK(32);
90
41ac7b3a 91static int dwc3_exynos_probe(struct platform_device *pdev)
d28a9689 92{
d28a9689
AT
93 struct platform_device *dwc3;
94 struct dwc3_exynos *exynos;
95 struct clk *clk;
20b97dc1 96 struct device *dev = &pdev->dev;
d28a9689 97
d28a9689
AT
98 int ret = -ENOMEM;
99
20b97dc1 100 exynos = devm_kzalloc(dev, sizeof(*exynos), GFP_KERNEL);
d28a9689 101 if (!exynos) {
20b97dc1
JH
102 dev_err(dev, "not enough memory\n");
103 return -ENOMEM;
d28a9689
AT
104 }
105
accefdd4
VG
106 /*
107 * Right now device-tree probed devices don't get dma_mask set.
108 * Since shared usb code relies on it, set it here for now.
109 * Once we move to full device tree support this will vanish off.
110 */
111 if (!pdev->dev.dma_mask)
112 pdev->dev.dma_mask = &dwc3_exynos_dma_mask;
113
d28a9689
AT
114 platform_set_drvdata(pdev, exynos);
115
d720f057
FB
116 ret = dwc3_exynos_register_phys(exynos);
117 if (ret) {
20b97dc1
JH
118 dev_err(dev, "couldn't register PHYs\n");
119 return ret;
d720f057
FB
120 }
121
124dafde 122 dwc3 = platform_device_alloc("dwc3", PLATFORM_DEVID_AUTO);
d28a9689 123 if (!dwc3) {
20b97dc1
JH
124 dev_err(dev, "couldn't allocate dwc3 device\n");
125 return -ENOMEM;
d28a9689
AT
126 }
127
20b97dc1 128 clk = devm_clk_get(dev, "usbdrd30");
d28a9689 129 if (IS_ERR(clk)) {
20b97dc1 130 dev_err(dev, "couldn't get clock\n");
d28a9689 131 ret = -EINVAL;
20b97dc1 132 goto err1;
d28a9689
AT
133 }
134
20b97dc1 135 dma_set_coherent_mask(&dwc3->dev, dev->coherent_dma_mask);
d28a9689 136
20b97dc1
JH
137 dwc3->dev.parent = dev;
138 dwc3->dev.dma_mask = dev->dma_mask;
139 dwc3->dev.dma_parms = dev->dma_parms;
d28a9689 140 exynos->dwc3 = dwc3;
20b97dc1 141 exynos->dev = dev;
d28a9689
AT
142 exynos->clk = clk;
143
144 clk_enable(exynos->clk);
145
d28a9689
AT
146 ret = platform_device_add_resources(dwc3, pdev->resource,
147 pdev->num_resources);
148 if (ret) {
20b97dc1
JH
149 dev_err(dev, "couldn't add resources to dwc3 device\n");
150 goto err2;
d28a9689
AT
151 }
152
153 ret = platform_device_add(dwc3);
154 if (ret) {
20b97dc1
JH
155 dev_err(dev, "failed to register dwc3 device\n");
156 goto err2;
d28a9689
AT
157 }
158
159 return 0;
160
20b97dc1 161err2:
d28a9689 162 clk_disable(clk);
d28a9689 163err1:
20b97dc1
JH
164 platform_device_put(dwc3);
165
d28a9689
AT
166 return ret;
167}
168
fb4e98ab 169static int dwc3_exynos_remove(struct platform_device *pdev)
d28a9689
AT
170{
171 struct dwc3_exynos *exynos = platform_get_drvdata(pdev);
d28a9689
AT
172
173 platform_device_unregister(exynos->dwc3);
d720f057
FB
174 platform_device_unregister(exynos->usb2_phy);
175 platform_device_unregister(exynos->usb3_phy);
d28a9689 176
d28a9689 177 clk_disable(exynos->clk);
d28a9689
AT
178
179 return 0;
180}
181
accefdd4
VG
182#ifdef CONFIG_OF
183static const struct of_device_id exynos_dwc3_match[] = {
fe29db8f 184 { .compatible = "samsung,exynos5250-dwusb3" },
accefdd4
VG
185 {},
186};
187MODULE_DEVICE_TABLE(of, exynos_dwc3_match);
188#endif
189
d28a9689
AT
190static struct platform_driver dwc3_exynos_driver = {
191 .probe = dwc3_exynos_probe,
7690417d 192 .remove = dwc3_exynos_remove,
d28a9689
AT
193 .driver = {
194 .name = "exynos-dwc3",
accefdd4 195 .of_match_table = of_match_ptr(exynos_dwc3_match),
d28a9689
AT
196 },
197};
198
199module_platform_driver(dwc3_exynos_driver);
200
201MODULE_ALIAS("platform:exynos-dwc3");
202MODULE_AUTHOR("Anton Tikhomirov <av.tikhomirov@samsung.com>");
203MODULE_LICENSE("GPL");
204MODULE_DESCRIPTION("DesignWare USB3 EXYNOS Glue Layer");