Commit | Line | Data |
---|---|---|
c4f52879 KR |
1 | // SPDX-License-Identifier: GPL-2.0 |
2 | // Copyright (c) 2017-2018, The Linux foundation. All rights reserved. | |
3 | ||
60457d5e SPR |
4 | /* Disable MMIO tracing to prevent excessive logging of unwanted MMIO traces */ |
5 | #define __DISABLE_TRACE_MMIO__ | |
c4f52879 KR |
6 | |
7 | #include <linux/clk.h> | |
8 | #include <linux/console.h> | |
9 | #include <linux/io.h> | |
10 | #include <linux/iopoll.h> | |
3e4aaea7 | 11 | #include <linux/irq.h> |
c4f52879 KR |
12 | #include <linux/module.h> |
13 | #include <linux/of.h> | |
a5819b54 | 14 | #include <linux/pm_opp.h> |
c4f52879 | 15 | #include <linux/platform_device.h> |
f3974413 | 16 | #include <linux/pm_runtime.h> |
8b7103f3 | 17 | #include <linux/pm_wakeirq.h> |
491581f4 | 18 | #include <linux/soc/qcom/geni-se.h> |
c4f52879 KR |
19 | #include <linux/serial.h> |
20 | #include <linux/serial_core.h> | |
21 | #include <linux/slab.h> | |
22 | #include <linux/tty.h> | |
23 | #include <linux/tty_flip.h> | |
408e532e | 24 | #include <dt-bindings/interconnect/qcom,icc.h> |
c4f52879 KR |
25 | |
26 | /* UART specific GENI registers */ | |
8a8a66a1 | 27 | #define SE_UART_LOOPBACK_CFG 0x22c |
9fa3c4b1 | 28 | #define SE_UART_IO_MACRO_CTRL 0x240 |
c4f52879 KR |
29 | #define SE_UART_TX_TRANS_CFG 0x25c |
30 | #define SE_UART_TX_WORD_LEN 0x268 | |
31 | #define SE_UART_TX_STOP_BIT_LEN 0x26c | |
32 | #define SE_UART_TX_TRANS_LEN 0x270 | |
33 | #define SE_UART_RX_TRANS_CFG 0x280 | |
34 | #define SE_UART_RX_WORD_LEN 0x28c | |
35 | #define SE_UART_RX_STALE_CNT 0x294 | |
36 | #define SE_UART_TX_PARITY_CFG 0x2a4 | |
37 | #define SE_UART_RX_PARITY_CFG 0x2a8 | |
8a8a66a1 | 38 | #define SE_UART_MANUAL_RFR 0x2ac |
c4f52879 KR |
39 | |
40 | /* SE_UART_TRANS_CFG */ | |
6cde11db BG |
41 | #define UART_TX_PAR_EN BIT(0) |
42 | #define UART_CTS_MASK BIT(1) | |
c4f52879 | 43 | |
c4f52879 | 44 | /* SE_UART_TX_STOP_BIT_LEN */ |
6cde11db BG |
45 | #define TX_STOP_BIT_LEN_1 0 |
46 | #define TX_STOP_BIT_LEN_2 2 | |
c4f52879 | 47 | |
c4f52879 | 48 | /* SE_UART_RX_TRANS_CFG */ |
6cde11db | 49 | #define UART_RX_PAR_EN BIT(3) |
c4f52879 KR |
50 | |
51 | /* SE_UART_RX_WORD_LEN */ | |
6cde11db | 52 | #define RX_WORD_LEN_MASK GENMASK(9, 0) |
c4f52879 KR |
53 | |
54 | /* SE_UART_RX_STALE_CNT */ | |
6cde11db | 55 | #define RX_STALE_CNT GENMASK(23, 0) |
c4f52879 KR |
56 | |
57 | /* SE_UART_TX_PARITY_CFG/RX_PARITY_CFG */ | |
6cde11db BG |
58 | #define PAR_CALC_EN BIT(0) |
59 | #define PAR_EVEN 0x00 | |
60 | #define PAR_ODD 0x01 | |
61 | #define PAR_SPACE 0x10 | |
c4f52879 | 62 | |
8a8a66a1 | 63 | /* SE_UART_MANUAL_RFR register fields */ |
6cde11db BG |
64 | #define UART_MANUAL_RFR_EN BIT(31) |
65 | #define UART_RFR_NOT_READY BIT(1) | |
66 | #define UART_RFR_READY BIT(0) | |
8a8a66a1 | 67 | |
c4f52879 | 68 | /* UART M_CMD OP codes */ |
6cde11db | 69 | #define UART_START_TX 0x1 |
c4f52879 | 70 | /* UART S_CMD OP codes */ |
6cde11db | 71 | #define UART_START_READ 0x1 |
2aaa43c7 BG |
72 | #define UART_PARAM 0x1 |
73 | #define UART_PARAM_RFR_OPEN BIT(7) | |
6cde11db BG |
74 | |
75 | #define UART_OVERSAMPLING 32 | |
76 | #define STALE_TIMEOUT 16 | |
77 | #define DEFAULT_BITS_PER_CHAR 10 | |
78 | #define GENI_UART_CONS_PORTS 1 | |
79 | #define GENI_UART_PORTS 3 | |
80 | #define DEF_FIFO_DEPTH_WORDS 16 | |
81 | #define DEF_TX_WM 2 | |
82 | #define DEF_FIFO_WIDTH_BITS 32 | |
83 | #define UART_RX_WM 2 | |
69bd1a4f AA |
84 | |
85 | /* SE_UART_LOOPBACK_CFG */ | |
6cde11db BG |
86 | #define RX_TX_SORTED BIT(0) |
87 | #define CTS_RTS_SORTED BIT(1) | |
88 | #define RX_TX_CTS_RTS_SORTED (RX_TX_SORTED | CTS_RTS_SORTED) | |
c4f52879 | 89 | |
9fa3c4b1 | 90 | /* UART pin swap value */ |
6cde11db | 91 | #define DEFAULT_IO_MACRO_IO0_IO1_MASK GENMASK(3, 0) |
9fa3c4b1 | 92 | #define IO_MACRO_IO0_SEL 0x3 |
6cde11db | 93 | #define DEFAULT_IO_MACRO_IO2_IO3_MASK GENMASK(15, 4) |
9fa3c4b1 RRY |
94 | #define IO_MACRO_IO2_IO3_SWAP 0x4640 |
95 | ||
650c8bd3 | 96 | /* We always configure 4 bytes per FIFO word */ |
bd795584 | 97 | #define BYTES_PER_FIFO_WORD 4U |
650c8bd3 | 98 | |
2aaa43c7 BG |
99 | #define DMA_RX_BUF_SIZE 2048 |
100 | ||
40ec6d41 BG |
101 | struct qcom_geni_device_data { |
102 | bool console; | |
2aaa43c7 | 103 | enum geni_se_xfer_mode mode; |
40ec6d41 BG |
104 | }; |
105 | ||
e42d6c3e DA |
106 | struct qcom_geni_private_data { |
107 | /* NOTE: earlycon port will have NULL here */ | |
108 | struct uart_driver *drv; | |
109 | ||
110 | u32 poll_cached_bytes; | |
111 | unsigned int poll_cached_bytes_cnt; | |
650c8bd3 DA |
112 | |
113 | u32 write_cached_bytes; | |
114 | unsigned int write_cached_bytes_cnt; | |
e42d6c3e | 115 | }; |
c4f52879 KR |
116 | |
117 | struct qcom_geni_serial_port { | |
118 | struct uart_port uport; | |
119 | struct geni_se se; | |
f3974413 | 120 | const char *name; |
c4f52879 KR |
121 | u32 tx_fifo_depth; |
122 | u32 tx_fifo_width; | |
123 | u32 rx_fifo_depth; | |
2aaa43c7 BG |
124 | dma_addr_t tx_dma_addr; |
125 | dma_addr_t rx_dma_addr; | |
c4f52879 | 126 | bool setup; |
c4f52879 | 127 | unsigned int baud; |
8ece7b75 | 128 | unsigned long clk_rate; |
2aaa43c7 | 129 | void *rx_buf; |
8a8a66a1 | 130 | u32 loopback; |
c4f52879 | 131 | bool brk; |
a1fee899 RC |
132 | |
133 | unsigned int tx_remaining; | |
8b7103f3 | 134 | int wakeup_irq; |
9fa3c4b1 RRY |
135 | bool rx_tx_swap; |
136 | bool cts_rts_swap; | |
e42d6c3e DA |
137 | |
138 | struct qcom_geni_private_data private_data; | |
40ec6d41 | 139 | const struct qcom_geni_device_data *dev_data; |
c4f52879 KR |
140 | }; |
141 | ||
f7371750 | 142 | static const struct uart_ops qcom_geni_console_pops; |
8a8a66a1 | 143 | static const struct uart_ops qcom_geni_uart_pops; |
c4f52879 | 144 | static struct uart_driver qcom_geni_console_driver; |
8a8a66a1 | 145 | static struct uart_driver qcom_geni_uart_driver; |
c4f52879 | 146 | |
00ce7c6e BG |
147 | static inline struct qcom_geni_serial_port *to_dev_port(struct uart_port *uport) |
148 | { | |
149 | return container_of(uport, struct qcom_geni_serial_port, uport); | |
150 | } | |
c4f52879 | 151 | |
8a8a66a1 GM |
152 | static struct qcom_geni_serial_port qcom_geni_uart_ports[GENI_UART_PORTS] = { |
153 | [0] = { | |
154 | .uport = { | |
3931b8fd BG |
155 | .iotype = UPIO_MEM, |
156 | .ops = &qcom_geni_uart_pops, | |
157 | .flags = UPF_BOOT_AUTOCONF, | |
158 | .line = 0, | |
8a8a66a1 GM |
159 | }, |
160 | }, | |
161 | [1] = { | |
162 | .uport = { | |
3931b8fd BG |
163 | .iotype = UPIO_MEM, |
164 | .ops = &qcom_geni_uart_pops, | |
165 | .flags = UPF_BOOT_AUTOCONF, | |
166 | .line = 1, | |
8a8a66a1 GM |
167 | }, |
168 | }, | |
169 | [2] = { | |
170 | .uport = { | |
3931b8fd BG |
171 | .iotype = UPIO_MEM, |
172 | .ops = &qcom_geni_uart_pops, | |
173 | .flags = UPF_BOOT_AUTOCONF, | |
174 | .line = 2, | |
8a8a66a1 GM |
175 | }, |
176 | }, | |
177 | }; | |
178 | ||
f7371750 KR |
179 | static struct qcom_geni_serial_port qcom_geni_console_port = { |
180 | .uport = { | |
181 | .iotype = UPIO_MEM, | |
182 | .ops = &qcom_geni_console_pops, | |
183 | .flags = UPF_BOOT_AUTOCONF, | |
184 | .line = 0, | |
185 | }, | |
186 | }; | |
c4f52879 KR |
187 | |
188 | static int qcom_geni_serial_request_port(struct uart_port *uport) | |
189 | { | |
190 | struct platform_device *pdev = to_platform_device(uport->dev); | |
00ce7c6e | 191 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 192 | |
44e60d52 | 193 | uport->membase = devm_platform_ioremap_resource(pdev, 0); |
c4f52879 KR |
194 | if (IS_ERR(uport->membase)) |
195 | return PTR_ERR(uport->membase); | |
196 | port->se.base = uport->membase; | |
197 | return 0; | |
198 | } | |
199 | ||
200 | static void qcom_geni_serial_config_port(struct uart_port *uport, int cfg_flags) | |
201 | { | |
202 | if (cfg_flags & UART_CONFIG_TYPE) { | |
203 | uport->type = PORT_MSM; | |
204 | qcom_geni_serial_request_port(uport); | |
205 | } | |
206 | } | |
207 | ||
8a8a66a1 | 208 | static unsigned int qcom_geni_serial_get_mctrl(struct uart_port *uport) |
c4f52879 | 209 | { |
8a8a66a1 GM |
210 | unsigned int mctrl = TIOCM_DSR | TIOCM_CAR; |
211 | u32 geni_ios; | |
212 | ||
e8a6ca80 | 213 | if (uart_console(uport)) { |
8a8a66a1 GM |
214 | mctrl |= TIOCM_CTS; |
215 | } else { | |
9e06d55f | 216 | geni_ios = readl(uport->membase + SE_GENI_IOS); |
8a8a66a1 GM |
217 | if (!(geni_ios & IO2_DATA_IN)) |
218 | mctrl |= TIOCM_CTS; | |
219 | } | |
220 | ||
221 | return mctrl; | |
c4f52879 KR |
222 | } |
223 | ||
8a8a66a1 | 224 | static void qcom_geni_serial_set_mctrl(struct uart_port *uport, |
c4f52879 KR |
225 | unsigned int mctrl) |
226 | { | |
8a8a66a1 | 227 | u32 uart_manual_rfr = 0; |
00ce7c6e | 228 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
8a8a66a1 | 229 | |
e8a6ca80 | 230 | if (uart_console(uport)) |
8a8a66a1 GM |
231 | return; |
232 | ||
69bd1a4f AA |
233 | if (mctrl & TIOCM_LOOP) |
234 | port->loopback = RX_TX_CTS_RTS_SORTED; | |
235 | ||
a4ced376 | 236 | if (!(mctrl & TIOCM_RTS) && !uport->suspended) |
8a8a66a1 | 237 | uart_manual_rfr = UART_MANUAL_RFR_EN | UART_RFR_NOT_READY; |
9e06d55f | 238 | writel(uart_manual_rfr, uport->membase + SE_UART_MANUAL_RFR); |
c4f52879 KR |
239 | } |
240 | ||
241 | static const char *qcom_geni_serial_get_type(struct uart_port *uport) | |
242 | { | |
243 | return "MSM"; | |
244 | } | |
245 | ||
8a8a66a1 | 246 | static struct qcom_geni_serial_port *get_port_from_line(int line, bool console) |
c4f52879 | 247 | { |
8a8a66a1 GM |
248 | struct qcom_geni_serial_port *port; |
249 | int nr_ports = console ? GENI_UART_CONS_PORTS : GENI_UART_PORTS; | |
250 | ||
251 | if (line < 0 || line >= nr_ports) | |
c4f52879 | 252 | return ERR_PTR(-ENXIO); |
8a8a66a1 GM |
253 | |
254 | port = console ? &qcom_geni_console_port : &qcom_geni_uart_ports[line]; | |
255 | return port; | |
c4f52879 KR |
256 | } |
257 | ||
2aaa43c7 BG |
258 | static bool qcom_geni_serial_main_active(struct uart_port *uport) |
259 | { | |
260 | return readl(uport->membase + SE_GENI_STATUS) & M_GENI_CMD_ACTIVE; | |
261 | } | |
262 | ||
263 | static bool qcom_geni_serial_secondary_active(struct uart_port *uport) | |
264 | { | |
265 | return readl(uport->membase + SE_GENI_STATUS) & S_GENI_CMD_ACTIVE; | |
266 | } | |
267 | ||
c4f52879 KR |
268 | static bool qcom_geni_serial_poll_bit(struct uart_port *uport, |
269 | int offset, int field, bool set) | |
270 | { | |
271 | u32 reg; | |
272 | struct qcom_geni_serial_port *port; | |
273 | unsigned int baud; | |
274 | unsigned int fifo_bits; | |
275 | unsigned long timeout_us = 20000; | |
e42d6c3e | 276 | struct qcom_geni_private_data *private_data = uport->private_data; |
c4f52879 | 277 | |
e42d6c3e | 278 | if (private_data->drv) { |
00ce7c6e | 279 | port = to_dev_port(uport); |
c4f52879 KR |
280 | baud = port->baud; |
281 | if (!baud) | |
282 | baud = 115200; | |
283 | fifo_bits = port->tx_fifo_depth * port->tx_fifo_width; | |
284 | /* | |
285 | * Total polling iterations based on FIFO worth of bytes to be | |
286 | * sent at current baud. Add a little fluff to the wait. | |
287 | */ | |
288 | timeout_us = ((fifo_bits * USEC_PER_SEC) / baud) + 500; | |
289 | } | |
290 | ||
43f1831b KR |
291 | /* |
292 | * Use custom implementation instead of readl_poll_atomic since ktimer | |
293 | * is not ready at the time of early console. | |
294 | */ | |
295 | timeout_us = DIV_ROUND_UP(timeout_us, 10) * 10; | |
296 | while (timeout_us) { | |
9e06d55f | 297 | reg = readl(uport->membase + offset); |
43f1831b KR |
298 | if ((bool)(reg & field) == set) |
299 | return true; | |
300 | udelay(10); | |
301 | timeout_us -= 10; | |
302 | } | |
303 | return false; | |
c4f52879 KR |
304 | } |
305 | ||
306 | static void qcom_geni_serial_setup_tx(struct uart_port *uport, u32 xmit_size) | |
307 | { | |
308 | u32 m_cmd; | |
309 | ||
9e06d55f | 310 | writel(xmit_size, uport->membase + SE_UART_TX_TRANS_LEN); |
c4f52879 KR |
311 | m_cmd = UART_START_TX << M_OPCODE_SHFT; |
312 | writel(m_cmd, uport->membase + SE_GENI_M_CMD0); | |
313 | } | |
314 | ||
315 | static void qcom_geni_serial_poll_tx_done(struct uart_port *uport) | |
316 | { | |
317 | int done; | |
318 | u32 irq_clear = M_CMD_DONE_EN; | |
319 | ||
320 | done = qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
321 | M_CMD_DONE_EN, true); | |
322 | if (!done) { | |
9e06d55f | 323 | writel(M_GENI_CMD_ABORT, uport->membase + |
c4f52879 KR |
324 | SE_GENI_M_CMD_CTRL_REG); |
325 | irq_clear |= M_CMD_ABORT_EN; | |
326 | qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
327 | M_CMD_ABORT_EN, true); | |
328 | } | |
9e06d55f | 329 | writel(irq_clear, uport->membase + SE_GENI_M_IRQ_CLEAR); |
c4f52879 KR |
330 | } |
331 | ||
332 | static void qcom_geni_serial_abort_rx(struct uart_port *uport) | |
333 | { | |
334 | u32 irq_clear = S_CMD_DONE_EN | S_CMD_ABORT_EN; | |
335 | ||
336 | writel(S_GENI_CMD_ABORT, uport->membase + SE_GENI_S_CMD_CTRL_REG); | |
337 | qcom_geni_serial_poll_bit(uport, SE_GENI_S_CMD_CTRL_REG, | |
338 | S_GENI_CMD_ABORT, false); | |
9e06d55f RC |
339 | writel(irq_clear, uport->membase + SE_GENI_S_IRQ_CLEAR); |
340 | writel(FORCE_DEFAULT, uport->membase + GENI_FORCE_DEFAULT_REG); | |
c4f52879 KR |
341 | } |
342 | ||
343 | #ifdef CONFIG_CONSOLE_POLL | |
344 | static int qcom_geni_serial_get_char(struct uart_port *uport) | |
345 | { | |
e42d6c3e | 346 | struct qcom_geni_private_data *private_data = uport->private_data; |
c4f52879 | 347 | u32 status; |
e42d6c3e DA |
348 | u32 word_cnt; |
349 | int ret; | |
350 | ||
351 | if (!private_data->poll_cached_bytes_cnt) { | |
352 | status = readl(uport->membase + SE_GENI_M_IRQ_STATUS); | |
353 | writel(status, uport->membase + SE_GENI_M_IRQ_CLEAR); | |
c4f52879 | 354 | |
e42d6c3e DA |
355 | status = readl(uport->membase + SE_GENI_S_IRQ_STATUS); |
356 | writel(status, uport->membase + SE_GENI_S_IRQ_CLEAR); | |
c4f52879 | 357 | |
e42d6c3e DA |
358 | status = readl(uport->membase + SE_GENI_RX_FIFO_STATUS); |
359 | word_cnt = status & RX_FIFO_WC_MSK; | |
360 | if (!word_cnt) | |
361 | return NO_POLL_CHAR; | |
c4f52879 | 362 | |
e42d6c3e | 363 | if (word_cnt == 1 && (status & RX_LAST)) |
d681a6e4 DA |
364 | /* |
365 | * NOTE: If RX_LAST_BYTE_VALID is 0 it needs to be | |
366 | * treated as if it was BYTES_PER_FIFO_WORD. | |
367 | */ | |
e42d6c3e DA |
368 | private_data->poll_cached_bytes_cnt = |
369 | (status & RX_LAST_BYTE_VALID_MSK) >> | |
370 | RX_LAST_BYTE_VALID_SHFT; | |
d681a6e4 DA |
371 | |
372 | if (private_data->poll_cached_bytes_cnt == 0) | |
373 | private_data->poll_cached_bytes_cnt = BYTES_PER_FIFO_WORD; | |
c4f52879 | 374 | |
e42d6c3e DA |
375 | private_data->poll_cached_bytes = |
376 | readl(uport->membase + SE_GENI_RX_FIFOn); | |
377 | } | |
378 | ||
379 | private_data->poll_cached_bytes_cnt--; | |
380 | ret = private_data->poll_cached_bytes & 0xff; | |
381 | private_data->poll_cached_bytes >>= 8; | |
382 | ||
383 | return ret; | |
c4f52879 KR |
384 | } |
385 | ||
386 | static void qcom_geni_serial_poll_put_char(struct uart_port *uport, | |
387 | unsigned char c) | |
388 | { | |
a85fb9ce | 389 | writel(DEF_TX_WM, uport->membase + SE_GENI_TX_WATERMARK_REG); |
c4f52879 KR |
390 | qcom_geni_serial_setup_tx(uport, 1); |
391 | WARN_ON(!qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
392 | M_TX_FIFO_WATERMARK_EN, true)); | |
9e06d55f RC |
393 | writel(c, uport->membase + SE_GENI_TX_FIFOn); |
394 | writel(M_TX_FIFO_WATERMARK_EN, uport->membase + SE_GENI_M_IRQ_CLEAR); | |
c4f52879 KR |
395 | qcom_geni_serial_poll_tx_done(uport); |
396 | } | |
397 | #endif | |
398 | ||
399 | #ifdef CONFIG_SERIAL_QCOM_GENI_CONSOLE | |
3f8bab17 | 400 | static void qcom_geni_serial_wr_char(struct uart_port *uport, unsigned char ch) |
c4f52879 | 401 | { |
650c8bd3 DA |
402 | struct qcom_geni_private_data *private_data = uport->private_data; |
403 | ||
404 | private_data->write_cached_bytes = | |
405 | (private_data->write_cached_bytes >> 8) | (ch << 24); | |
406 | private_data->write_cached_bytes_cnt++; | |
407 | ||
408 | if (private_data->write_cached_bytes_cnt == BYTES_PER_FIFO_WORD) { | |
409 | writel(private_data->write_cached_bytes, | |
410 | uport->membase + SE_GENI_TX_FIFOn); | |
411 | private_data->write_cached_bytes_cnt = 0; | |
412 | } | |
c4f52879 KR |
413 | } |
414 | ||
415 | static void | |
416 | __qcom_geni_serial_console_write(struct uart_port *uport, const char *s, | |
417 | unsigned int count) | |
418 | { | |
650c8bd3 DA |
419 | struct qcom_geni_private_data *private_data = uport->private_data; |
420 | ||
c4f52879 KR |
421 | int i; |
422 | u32 bytes_to_send = count; | |
423 | ||
424 | for (i = 0; i < count; i++) { | |
f0262568 KR |
425 | /* |
426 | * uart_console_write() adds a carriage return for each newline. | |
427 | * Account for additional bytes to be written. | |
428 | */ | |
c4f52879 KR |
429 | if (s[i] == '\n') |
430 | bytes_to_send++; | |
431 | } | |
432 | ||
9e06d55f | 433 | writel(DEF_TX_WM, uport->membase + SE_GENI_TX_WATERMARK_REG); |
c4f52879 KR |
434 | qcom_geni_serial_setup_tx(uport, bytes_to_send); |
435 | for (i = 0; i < count; ) { | |
436 | size_t chars_to_write = 0; | |
437 | size_t avail = DEF_FIFO_DEPTH_WORDS - DEF_TX_WM; | |
438 | ||
439 | /* | |
440 | * If the WM bit never set, then the Tx state machine is not | |
441 | * in a valid state, so break, cancel/abort any existing | |
442 | * command. Unfortunately the current data being written is | |
443 | * lost. | |
444 | */ | |
445 | if (!qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
446 | M_TX_FIFO_WATERMARK_EN, true)) | |
447 | break; | |
6a10635e | 448 | chars_to_write = min_t(size_t, count - i, avail / 2); |
c4f52879 KR |
449 | uart_console_write(uport, s + i, chars_to_write, |
450 | qcom_geni_serial_wr_char); | |
9e06d55f | 451 | writel(M_TX_FIFO_WATERMARK_EN, uport->membase + |
c4f52879 KR |
452 | SE_GENI_M_IRQ_CLEAR); |
453 | i += chars_to_write; | |
454 | } | |
650c8bd3 DA |
455 | |
456 | if (private_data->write_cached_bytes_cnt) { | |
457 | private_data->write_cached_bytes >>= BITS_PER_BYTE * | |
458 | (BYTES_PER_FIFO_WORD - private_data->write_cached_bytes_cnt); | |
459 | writel(private_data->write_cached_bytes, | |
460 | uport->membase + SE_GENI_TX_FIFOn); | |
461 | private_data->write_cached_bytes_cnt = 0; | |
462 | } | |
463 | ||
c4f52879 KR |
464 | qcom_geni_serial_poll_tx_done(uport); |
465 | } | |
466 | ||
467 | static void qcom_geni_serial_console_write(struct console *co, const char *s, | |
468 | unsigned int count) | |
469 | { | |
470 | struct uart_port *uport; | |
471 | struct qcom_geni_serial_port *port; | |
472 | bool locked = true; | |
473 | unsigned long flags; | |
a1fee899 | 474 | u32 geni_status; |
663abb1a | 475 | u32 irq_en; |
c4f52879 KR |
476 | |
477 | WARN_ON(co->index < 0 || co->index >= GENI_UART_CONS_PORTS); | |
478 | ||
8a8a66a1 | 479 | port = get_port_from_line(co->index, true); |
c4f52879 KR |
480 | if (IS_ERR(port)) |
481 | return; | |
482 | ||
483 | uport = &port->uport; | |
484 | if (oops_in_progress) | |
b8ba915d | 485 | locked = uart_port_trylock_irqsave(uport, &flags); |
c4f52879 | 486 | else |
b8ba915d | 487 | uart_port_lock_irqsave(uport, &flags); |
c4f52879 | 488 | |
9e06d55f | 489 | geni_status = readl(uport->membase + SE_GENI_STATUS); |
a1fee899 | 490 | |
c4f52879 | 491 | if (!locked) { |
9e957a15 DA |
492 | /* |
493 | * We can only get here if an oops is in progress then we were | |
494 | * unable to get the lock. This means we can't safely access | |
495 | * our state variables like tx_remaining. About the best we | |
496 | * can do is wait for the FIFO to be empty before we start our | |
497 | * transfer, so we'll do that. | |
498 | */ | |
499 | qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
500 | M_TX_FIFO_NOT_EMPTY_EN, false); | |
a1fee899 RC |
501 | } else if ((geni_status & M_GENI_CMD_ACTIVE) && !port->tx_remaining) { |
502 | /* | |
503 | * It seems we can't interrupt existing transfers if all data | |
504 | * has been sent, in which case we need to look for done first. | |
505 | */ | |
506 | qcom_geni_serial_poll_tx_done(uport); | |
663abb1a | 507 | |
1788cf6a | 508 | if (!kfifo_is_empty(&uport->state->port.xmit_fifo)) { |
9e06d55f RC |
509 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
510 | writel(irq_en | M_TX_FIFO_WATERMARK_EN, | |
663abb1a RC |
511 | uport->membase + SE_GENI_M_IRQ_EN); |
512 | } | |
c4f52879 KR |
513 | } |
514 | ||
515 | __qcom_geni_serial_console_write(uport, s, count); | |
a1fee899 | 516 | |
a1fee899 | 517 | |
9e957a15 DA |
518 | if (locked) { |
519 | if (port->tx_remaining) | |
520 | qcom_geni_serial_setup_tx(uport, port->tx_remaining); | |
b8ba915d | 521 | uart_port_unlock_irqrestore(uport, flags); |
9e957a15 | 522 | } |
c4f52879 KR |
523 | } |
524 | ||
0626afe5 | 525 | static void handle_rx_console(struct uart_port *uport, u32 bytes, bool drop) |
c4f52879 KR |
526 | { |
527 | u32 i; | |
528 | unsigned char buf[sizeof(u32)]; | |
529 | struct tty_port *tport; | |
00ce7c6e | 530 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 KR |
531 | |
532 | tport = &uport->state->port; | |
533 | for (i = 0; i < bytes; ) { | |
534 | int c; | |
650c8bd3 | 535 | int chunk = min_t(int, bytes - i, BYTES_PER_FIFO_WORD); |
c4f52879 KR |
536 | |
537 | ioread32_rep(uport->membase + SE_GENI_RX_FIFOn, buf, 1); | |
538 | i += chunk; | |
539 | if (drop) | |
540 | continue; | |
541 | ||
542 | for (c = 0; c < chunk; c++) { | |
543 | int sysrq; | |
544 | ||
545 | uport->icount.rx++; | |
546 | if (port->brk && buf[c] == 0) { | |
547 | port->brk = false; | |
548 | if (uart_handle_break(uport)) | |
549 | continue; | |
550 | } | |
551 | ||
336447b3 | 552 | sysrq = uart_prepare_sysrq_char(uport, buf[c]); |
babeca85 | 553 | |
c4f52879 KR |
554 | if (!sysrq) |
555 | tty_insert_flip_char(tport, buf[c], TTY_NORMAL); | |
556 | } | |
557 | } | |
558 | if (!drop) | |
559 | tty_flip_buffer_push(tport); | |
c4f52879 KR |
560 | } |
561 | #else | |
0626afe5 | 562 | static void handle_rx_console(struct uart_port *uport, u32 bytes, bool drop) |
c4f52879 | 563 | { |
0626afe5 | 564 | |
c4f52879 | 565 | } |
c4f52879 KR |
566 | #endif /* CONFIG_SERIAL_QCOM_GENI_CONSOLE */ |
567 | ||
0626afe5 | 568 | static void handle_rx_uart(struct uart_port *uport, u32 bytes, bool drop) |
8a8a66a1 | 569 | { |
00ce7c6e | 570 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
2aaa43c7 | 571 | struct tty_port *tport = &uport->state->port; |
8a8a66a1 GM |
572 | int ret; |
573 | ||
2aaa43c7 | 574 | ret = tty_insert_flip_string(tport, port->rx_buf, bytes); |
8a8a66a1 GM |
575 | if (ret != bytes) { |
576 | dev_err(uport->dev, "%s:Unable to push data ret %d_bytes %d\n", | |
577 | __func__, ret, bytes); | |
578 | WARN_ON_ONCE(1); | |
579 | } | |
580 | uport->icount.rx += ret; | |
581 | tty_flip_buffer_push(tport); | |
8a8a66a1 GM |
582 | } |
583 | ||
d0fabb0d BG |
584 | static unsigned int qcom_geni_serial_tx_empty(struct uart_port *uport) |
585 | { | |
586 | return !readl(uport->membase + SE_GENI_TX_FIFO_STATUS); | |
587 | } | |
588 | ||
2aaa43c7 | 589 | static void qcom_geni_serial_stop_tx_dma(struct uart_port *uport) |
c4f52879 | 590 | { |
2aaa43c7 BG |
591 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
592 | bool done; | |
2aaa43c7 BG |
593 | |
594 | if (!qcom_geni_serial_main_active(uport)) | |
595 | return; | |
596 | ||
95fcfc08 | 597 | if (port->tx_dma_addr) { |
2aaa43c7 BG |
598 | geni_se_tx_dma_unprep(&port->se, port->tx_dma_addr, |
599 | port->tx_remaining); | |
600 | port->tx_dma_addr = 0; | |
601 | port->tx_remaining = 0; | |
602 | } | |
603 | ||
2aaa43c7 BG |
604 | geni_se_cancel_m_cmd(&port->se); |
605 | ||
9c844133 VKN |
606 | done = qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, |
607 | M_CMD_CANCEL_EN, true); | |
2aaa43c7 BG |
608 | if (!done) { |
609 | geni_se_abort_m_cmd(&port->se); | |
610 | done = qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
611 | M_CMD_ABORT_EN, true); | |
612 | if (!done) | |
613 | dev_err_ratelimited(uport->dev, "M_CMD_ABORT_EN not set"); | |
614 | writel(M_CMD_ABORT_EN, uport->membase + SE_GENI_M_IRQ_CLEAR); | |
615 | } | |
616 | ||
617 | writel(M_CMD_CANCEL_EN, uport->membase + SE_GENI_M_IRQ_CLEAR); | |
618 | } | |
619 | ||
620 | static void qcom_geni_serial_start_tx_dma(struct uart_port *uport) | |
621 | { | |
622 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
1788cf6a | 623 | struct tty_port *tport = &uport->state->port; |
2aaa43c7 | 624 | unsigned int xmit_size; |
1788cf6a | 625 | u8 *tail; |
2aaa43c7 BG |
626 | int ret; |
627 | ||
628 | if (port->tx_dma_addr) | |
629 | return; | |
630 | ||
1788cf6a | 631 | if (kfifo_is_empty(&tport->xmit_fifo)) |
97820780 JH |
632 | return; |
633 | ||
1788cf6a JSS |
634 | xmit_size = kfifo_out_linear_ptr(&tport->xmit_fifo, &tail, |
635 | UART_XMIT_SIZE); | |
2aaa43c7 BG |
636 | |
637 | qcom_geni_serial_setup_tx(uport, xmit_size); | |
638 | ||
1788cf6a JSS |
639 | ret = geni_se_tx_dma_prep(&port->se, tail, xmit_size, |
640 | &port->tx_dma_addr); | |
2aaa43c7 BG |
641 | if (ret) { |
642 | dev_err(uport->dev, "unable to start TX SE DMA: %d\n", ret); | |
643 | qcom_geni_serial_stop_tx_dma(uport); | |
bdc05a8a | 644 | return; |
2aaa43c7 BG |
645 | } |
646 | ||
647 | port->tx_remaining = xmit_size; | |
648 | } | |
649 | ||
650 | static void qcom_geni_serial_start_tx_fifo(struct uart_port *uport) | |
651 | { | |
652 | u32 irq_en; | |
c4f52879 | 653 | |
2aaa43c7 BG |
654 | if (qcom_geni_serial_main_active(uport) || |
655 | !qcom_geni_serial_tx_empty(uport)) | |
bdc05a8a | 656 | return; |
c4f52879 | 657 | |
bdc05a8a RC |
658 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
659 | irq_en |= M_TX_FIFO_WATERMARK_EN | M_CMD_DONE_EN; | |
c4f52879 | 660 | |
bdc05a8a RC |
661 | writel(DEF_TX_WM, uport->membase + SE_GENI_TX_WATERMARK_REG); |
662 | writel(irq_en, uport->membase + SE_GENI_M_IRQ_EN); | |
c4f52879 KR |
663 | } |
664 | ||
2aaa43c7 | 665 | static void qcom_geni_serial_stop_tx_fifo(struct uart_port *uport) |
c4f52879 KR |
666 | { |
667 | u32 irq_en; | |
00ce7c6e | 668 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 669 | |
9e06d55f | 670 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
bdc05a8a RC |
671 | irq_en &= ~(M_CMD_DONE_EN | M_TX_FIFO_WATERMARK_EN); |
672 | writel(0, uport->membase + SE_GENI_TX_WATERMARK_REG); | |
9e06d55f | 673 | writel(irq_en, uport->membase + SE_GENI_M_IRQ_EN); |
c4f52879 | 674 | /* Possible stop tx is called multiple times. */ |
2aaa43c7 | 675 | if (!qcom_geni_serial_main_active(uport)) |
c4f52879 KR |
676 | return; |
677 | ||
c4f52879 KR |
678 | geni_se_cancel_m_cmd(&port->se); |
679 | if (!qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
680 | M_CMD_CANCEL_EN, true)) { | |
681 | geni_se_abort_m_cmd(&port->se); | |
682 | qcom_geni_serial_poll_bit(uport, SE_GENI_M_IRQ_STATUS, | |
683 | M_CMD_ABORT_EN, true); | |
9e06d55f | 684 | writel(M_CMD_ABORT_EN, uport->membase + SE_GENI_M_IRQ_CLEAR); |
c4f52879 | 685 | } |
9e06d55f | 686 | writel(M_CMD_CANCEL_EN, uport->membase + SE_GENI_M_IRQ_CLEAR); |
c4f52879 KR |
687 | } |
688 | ||
2aaa43c7 | 689 | static void qcom_geni_serial_handle_rx_fifo(struct uart_port *uport, bool drop) |
c4f52879 | 690 | { |
c4f52879 | 691 | u32 status; |
d0fabb0d BG |
692 | u32 word_cnt; |
693 | u32 last_word_byte_cnt; | |
694 | u32 last_word_partial; | |
695 | u32 total_bytes; | |
c4f52879 | 696 | |
d0fabb0d BG |
697 | status = readl(uport->membase + SE_GENI_RX_FIFO_STATUS); |
698 | word_cnt = status & RX_FIFO_WC_MSK; | |
699 | last_word_partial = status & RX_LAST; | |
700 | last_word_byte_cnt = (status & RX_LAST_BYTE_VALID_MSK) >> | |
701 | RX_LAST_BYTE_VALID_SHFT; | |
c4f52879 | 702 | |
d0fabb0d BG |
703 | if (!word_cnt) |
704 | return; | |
705 | total_bytes = BYTES_PER_FIFO_WORD * (word_cnt - 1); | |
706 | if (last_word_partial && last_word_byte_cnt) | |
707 | total_bytes += last_word_byte_cnt; | |
708 | else | |
709 | total_bytes += BYTES_PER_FIFO_WORD; | |
2aaa43c7 | 710 | handle_rx_console(uport, total_bytes, drop); |
c4f52879 KR |
711 | } |
712 | ||
2aaa43c7 | 713 | static void qcom_geni_serial_stop_rx_fifo(struct uart_port *uport) |
c4f52879 KR |
714 | { |
715 | u32 irq_en; | |
00ce7c6e | 716 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
679aac5e | 717 | u32 s_irq_status; |
c4f52879 | 718 | |
bdc05a8a RC |
719 | irq_en = readl(uport->membase + SE_GENI_S_IRQ_EN); |
720 | irq_en &= ~(S_RX_FIFO_WATERMARK_EN | S_RX_FIFO_LAST_EN); | |
721 | writel(irq_en, uport->membase + SE_GENI_S_IRQ_EN); | |
c4f52879 | 722 | |
bdc05a8a RC |
723 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
724 | irq_en &= ~(M_RX_FIFO_WATERMARK_EN | M_RX_FIFO_LAST_EN); | |
725 | writel(irq_en, uport->membase + SE_GENI_M_IRQ_EN); | |
c4f52879 | 726 | |
2aaa43c7 | 727 | if (!qcom_geni_serial_secondary_active(uport)) |
c4f52879 KR |
728 | return; |
729 | ||
c4f52879 | 730 | geni_se_cancel_s_cmd(&port->se); |
679aac5e | 731 | qcom_geni_serial_poll_bit(uport, SE_GENI_S_IRQ_STATUS, |
732 | S_CMD_CANCEL_EN, true); | |
733 | /* | |
734 | * If timeout occurs secondary engine remains active | |
735 | * and Abort sequence is executed. | |
736 | */ | |
737 | s_irq_status = readl(uport->membase + SE_GENI_S_IRQ_STATUS); | |
738 | /* Flush the Rx buffer */ | |
739 | if (s_irq_status & S_RX_FIFO_LAST_EN) | |
2aaa43c7 | 740 | qcom_geni_serial_handle_rx_fifo(uport, true); |
679aac5e | 741 | writel(s_irq_status, uport->membase + SE_GENI_S_IRQ_CLEAR); |
742 | ||
2aaa43c7 | 743 | if (qcom_geni_serial_secondary_active(uport)) |
c4f52879 KR |
744 | qcom_geni_serial_abort_rx(uport); |
745 | } | |
746 | ||
2aaa43c7 | 747 | static void qcom_geni_serial_start_rx_fifo(struct uart_port *uport) |
c4f52879 | 748 | { |
d0fabb0d | 749 | u32 irq_en; |
00ce7c6e | 750 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 751 | |
2aaa43c7 BG |
752 | if (qcom_geni_serial_secondary_active(uport)) |
753 | qcom_geni_serial_stop_rx_fifo(uport); | |
c4f52879 | 754 | |
d0fabb0d BG |
755 | geni_se_setup_s_cmd(&port->se, UART_START_READ, 0); |
756 | ||
757 | irq_en = readl(uport->membase + SE_GENI_S_IRQ_EN); | |
758 | irq_en |= S_RX_FIFO_WATERMARK_EN | S_RX_FIFO_LAST_EN; | |
759 | writel(irq_en, uport->membase + SE_GENI_S_IRQ_EN); | |
760 | ||
761 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); | |
762 | irq_en |= M_RX_FIFO_WATERMARK_EN | M_RX_FIFO_LAST_EN; | |
763 | writel(irq_en, uport->membase + SE_GENI_M_IRQ_EN); | |
c4f52879 KR |
764 | } |
765 | ||
2aaa43c7 BG |
766 | static void qcom_geni_serial_stop_rx_dma(struct uart_port *uport) |
767 | { | |
768 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
769 | ||
770 | if (!qcom_geni_serial_secondary_active(uport)) | |
771 | return; | |
772 | ||
773 | geni_se_cancel_s_cmd(&port->se); | |
774 | qcom_geni_serial_poll_bit(uport, SE_GENI_S_IRQ_STATUS, | |
775 | S_CMD_CANCEL_EN, true); | |
776 | ||
777 | if (qcom_geni_serial_secondary_active(uport)) | |
778 | qcom_geni_serial_abort_rx(uport); | |
779 | ||
780 | if (port->rx_dma_addr) { | |
781 | geni_se_rx_dma_unprep(&port->se, port->rx_dma_addr, | |
782 | DMA_RX_BUF_SIZE); | |
783 | port->rx_dma_addr = 0; | |
784 | } | |
785 | } | |
786 | ||
787 | static void qcom_geni_serial_start_rx_dma(struct uart_port *uport) | |
788 | { | |
789 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
790 | int ret; | |
791 | ||
792 | if (qcom_geni_serial_secondary_active(uport)) | |
793 | qcom_geni_serial_stop_rx_dma(uport); | |
794 | ||
795 | geni_se_setup_s_cmd(&port->se, UART_START_READ, UART_PARAM_RFR_OPEN); | |
796 | ||
797 | ret = geni_se_rx_dma_prep(&port->se, port->rx_buf, | |
798 | DMA_RX_BUF_SIZE, | |
799 | &port->rx_dma_addr); | |
800 | if (ret) { | |
801 | dev_err(uport->dev, "unable to start RX SE DMA: %d\n", ret); | |
802 | qcom_geni_serial_stop_rx_dma(uport); | |
803 | } | |
804 | } | |
805 | ||
806 | static void qcom_geni_serial_handle_rx_dma(struct uart_port *uport, bool drop) | |
807 | { | |
808 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
809 | u32 rx_in; | |
810 | int ret; | |
811 | ||
812 | if (!qcom_geni_serial_secondary_active(uport)) | |
813 | return; | |
814 | ||
815 | if (!port->rx_dma_addr) | |
816 | return; | |
817 | ||
818 | geni_se_rx_dma_unprep(&port->se, port->rx_dma_addr, DMA_RX_BUF_SIZE); | |
819 | port->rx_dma_addr = 0; | |
820 | ||
821 | rx_in = readl(uport->membase + SE_DMA_RX_LEN_IN); | |
822 | if (!rx_in) { | |
823 | dev_warn(uport->dev, "serial engine reports 0 RX bytes in!\n"); | |
824 | return; | |
825 | } | |
826 | ||
827 | if (!drop) | |
828 | handle_rx_uart(uport, rx_in, drop); | |
829 | ||
830 | ret = geni_se_rx_dma_prep(&port->se, port->rx_buf, | |
831 | DMA_RX_BUF_SIZE, | |
832 | &port->rx_dma_addr); | |
833 | if (ret) { | |
834 | dev_err(uport->dev, "unable to start RX SE DMA: %d\n", ret); | |
835 | qcom_geni_serial_stop_rx_dma(uport); | |
836 | } | |
837 | } | |
838 | ||
839 | static void qcom_geni_serial_start_rx(struct uart_port *uport) | |
840 | { | |
841 | uport->ops->start_rx(uport); | |
842 | } | |
843 | ||
844 | static void qcom_geni_serial_stop_rx(struct uart_port *uport) | |
845 | { | |
846 | uport->ops->stop_rx(uport); | |
847 | } | |
848 | ||
849 | static void qcom_geni_serial_stop_tx(struct uart_port *uport) | |
850 | { | |
851 | uport->ops->stop_tx(uport); | |
852 | } | |
853 | ||
bd795584 | 854 | static void qcom_geni_serial_send_chunk_fifo(struct uart_port *uport, |
3d9319c2 | 855 | unsigned int chunk) |
d420fb49 BG |
856 | { |
857 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
1788cf6a JSS |
858 | struct tty_port *tport = &uport->state->port; |
859 | unsigned int tx_bytes, remaining = chunk; | |
bd795584 | 860 | u8 buf[BYTES_PER_FIFO_WORD]; |
d420fb49 | 861 | |
bd795584 | 862 | while (remaining) { |
d420fb49 | 863 | memset(buf, 0, sizeof(buf)); |
bd795584 | 864 | tx_bytes = min(remaining, BYTES_PER_FIFO_WORD); |
d420fb49 | 865 | |
1788cf6a JSS |
866 | tx_bytes = kfifo_out(&tport->xmit_fifo, buf, tx_bytes); |
867 | uart_xmit_advance(uport, tx_bytes); | |
d420fb49 BG |
868 | |
869 | iowrite32_rep(uport->membase + SE_GENI_TX_FIFOn, buf, 1); | |
870 | ||
d420fb49 BG |
871 | remaining -= tx_bytes; |
872 | port->tx_remaining -= tx_bytes; | |
873 | } | |
d420fb49 BG |
874 | } |
875 | ||
2aaa43c7 BG |
876 | static void qcom_geni_serial_handle_tx_fifo(struct uart_port *uport, |
877 | bool done, bool active) | |
c4f52879 | 878 | { |
00ce7c6e | 879 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
1788cf6a | 880 | struct tty_port *tport = &uport->state->port; |
c4f52879 | 881 | size_t avail; |
a1fee899 | 882 | size_t pending; |
c4f52879 | 883 | u32 status; |
64a42807 | 884 | u32 irq_en; |
c4f52879 | 885 | unsigned int chunk; |
c4f52879 | 886 | |
9e06d55f | 887 | status = readl(uport->membase + SE_GENI_TX_FIFO_STATUS); |
a1fee899 RC |
888 | |
889 | /* Complete the current tx command before taking newly added data */ | |
890 | if (active) | |
891 | pending = port->tx_remaining; | |
892 | else | |
1788cf6a | 893 | pending = kfifo_len(&tport->xmit_fifo); |
a1fee899 RC |
894 | |
895 | /* All data has been transmitted and acknowledged as received */ | |
896 | if (!pending && !status && done) { | |
2aaa43c7 | 897 | qcom_geni_serial_stop_tx_fifo(uport); |
c4f52879 KR |
898 | goto out_write_wakeup; |
899 | } | |
c4f52879 | 900 | |
a1fee899 | 901 | avail = port->tx_fifo_depth - (status & TX_FIFO_WC); |
650c8bd3 | 902 | avail *= BYTES_PER_FIFO_WORD; |
8a8a66a1 | 903 | |
3c66eb4b | 904 | chunk = min(avail, pending); |
c4f52879 KR |
905 | if (!chunk) |
906 | goto out_write_wakeup; | |
907 | ||
a1fee899 RC |
908 | if (!port->tx_remaining) { |
909 | qcom_geni_serial_setup_tx(uport, pending); | |
910 | port->tx_remaining = pending; | |
64a42807 | 911 | |
9e06d55f | 912 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
64a42807 | 913 | if (!(irq_en & M_TX_FIFO_WATERMARK_EN)) |
9e06d55f | 914 | writel(irq_en | M_TX_FIFO_WATERMARK_EN, |
64a42807 | 915 | uport->membase + SE_GENI_M_IRQ_EN); |
a1fee899 | 916 | } |
c4f52879 | 917 | |
bd795584 | 918 | qcom_geni_serial_send_chunk_fifo(uport, chunk); |
64a42807 RC |
919 | |
920 | /* | |
921 | * The tx fifo watermark is level triggered and latched. Though we had | |
922 | * cleared it in qcom_geni_serial_isr it will have already reasserted | |
923 | * so we must clear it again here after our writes. | |
924 | */ | |
9e06d55f | 925 | writel(M_TX_FIFO_WATERMARK_EN, |
64a42807 RC |
926 | uport->membase + SE_GENI_M_IRQ_CLEAR); |
927 | ||
c4f52879 | 928 | out_write_wakeup: |
64a42807 | 929 | if (!port->tx_remaining) { |
9e06d55f | 930 | irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
64a42807 | 931 | if (irq_en & M_TX_FIFO_WATERMARK_EN) |
9e06d55f | 932 | writel(irq_en & ~M_TX_FIFO_WATERMARK_EN, |
64a42807 RC |
933 | uport->membase + SE_GENI_M_IRQ_EN); |
934 | } | |
935 | ||
1788cf6a | 936 | if (kfifo_len(&tport->xmit_fifo) < WAKEUP_CHARS) |
638a6f4e | 937 | uart_write_wakeup(uport); |
c4f52879 KR |
938 | } |
939 | ||
2aaa43c7 BG |
940 | static void qcom_geni_serial_handle_tx_dma(struct uart_port *uport) |
941 | { | |
942 | struct qcom_geni_serial_port *port = to_dev_port(uport); | |
1788cf6a | 943 | struct tty_port *tport = &uport->state->port; |
2aaa43c7 BG |
944 | |
945 | uart_xmit_advance(uport, port->tx_remaining); | |
946 | geni_se_tx_dma_unprep(&port->se, port->tx_dma_addr, port->tx_remaining); | |
947 | port->tx_dma_addr = 0; | |
948 | port->tx_remaining = 0; | |
949 | ||
1788cf6a | 950 | if (!kfifo_is_empty(&tport->xmit_fifo)) |
2aaa43c7 BG |
951 | qcom_geni_serial_start_tx_dma(uport); |
952 | ||
1788cf6a | 953 | if (kfifo_len(&tport->xmit_fifo) < WAKEUP_CHARS) |
2aaa43c7 BG |
954 | uart_write_wakeup(uport); |
955 | } | |
956 | ||
c4f52879 KR |
957 | static irqreturn_t qcom_geni_serial_isr(int isr, void *dev) |
958 | { | |
385298ab RC |
959 | u32 m_irq_en; |
960 | u32 m_irq_status; | |
961 | u32 s_irq_status; | |
962 | u32 geni_status; | |
2aaa43c7 BG |
963 | u32 dma; |
964 | u32 dma_tx_status; | |
965 | u32 dma_rx_status; | |
c4f52879 | 966 | struct uart_port *uport = dev; |
c4f52879 KR |
967 | bool drop_rx = false; |
968 | struct tty_port *tport = &uport->state->port; | |
00ce7c6e | 969 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 KR |
970 | |
971 | if (uport->suspended) | |
ec91df8d | 972 | return IRQ_NONE; |
c4f52879 | 973 | |
b8ba915d | 974 | uart_port_lock(uport); |
75f4e830 | 975 | |
9e06d55f RC |
976 | m_irq_status = readl(uport->membase + SE_GENI_M_IRQ_STATUS); |
977 | s_irq_status = readl(uport->membase + SE_GENI_S_IRQ_STATUS); | |
2aaa43c7 BG |
978 | dma_tx_status = readl(uport->membase + SE_DMA_TX_IRQ_STAT); |
979 | dma_rx_status = readl(uport->membase + SE_DMA_RX_IRQ_STAT); | |
9e06d55f | 980 | geni_status = readl(uport->membase + SE_GENI_STATUS); |
2aaa43c7 | 981 | dma = readl(uport->membase + SE_GENI_DMA_MODE_EN); |
9e06d55f RC |
982 | m_irq_en = readl(uport->membase + SE_GENI_M_IRQ_EN); |
983 | writel(m_irq_status, uport->membase + SE_GENI_M_IRQ_CLEAR); | |
984 | writel(s_irq_status, uport->membase + SE_GENI_S_IRQ_CLEAR); | |
2aaa43c7 BG |
985 | writel(dma_tx_status, uport->membase + SE_DMA_TX_IRQ_CLR); |
986 | writel(dma_rx_status, uport->membase + SE_DMA_RX_IRQ_CLR); | |
c4f52879 KR |
987 | |
988 | if (WARN_ON(m_irq_status & M_ILLEGAL_CMD_EN)) | |
989 | goto out_unlock; | |
990 | ||
991 | if (s_irq_status & S_RX_FIFO_WR_ERR_EN) { | |
992 | uport->icount.overrun++; | |
993 | tty_insert_flip_char(tport, 0, TTY_OVERRUN); | |
994 | } | |
995 | ||
fe6a00e8 | 996 | if (s_irq_status & (S_GP_IRQ_0_EN | S_GP_IRQ_1_EN)) { |
c4f52879 KR |
997 | if (s_irq_status & S_GP_IRQ_0_EN) |
998 | uport->icount.parity++; | |
999 | drop_rx = true; | |
fe6a00e8 | 1000 | } else if (s_irq_status & (S_GP_IRQ_2_EN | S_GP_IRQ_3_EN)) { |
c4f52879 KR |
1001 | uport->icount.brk++; |
1002 | port->brk = true; | |
1003 | } | |
1004 | ||
2aaa43c7 BG |
1005 | if (dma) { |
1006 | if (dma_tx_status & TX_DMA_DONE) | |
1007 | qcom_geni_serial_handle_tx_dma(uport); | |
1008 | ||
1009 | if (dma_rx_status) { | |
1010 | if (dma_rx_status & RX_RESET_DONE) | |
1011 | goto out_unlock; | |
1012 | ||
1013 | if (dma_rx_status & RX_DMA_PARITY_ERR) { | |
1014 | uport->icount.parity++; | |
1015 | drop_rx = true; | |
1016 | } | |
1017 | ||
1018 | if (dma_rx_status & RX_DMA_BREAK) | |
1019 | uport->icount.brk++; | |
1020 | ||
1021 | if (dma_rx_status & (RX_DMA_DONE | RX_EOT)) | |
1022 | qcom_geni_serial_handle_rx_dma(uport, drop_rx); | |
1023 | } | |
1024 | } else { | |
1025 | if (m_irq_status & m_irq_en & | |
1026 | (M_TX_FIFO_WATERMARK_EN | M_CMD_DONE_EN)) | |
1027 | qcom_geni_serial_handle_tx_fifo(uport, | |
1028 | m_irq_status & M_CMD_DONE_EN, | |
1029 | geni_status & M_GENI_CMD_ACTIVE); | |
1030 | ||
1031 | if (s_irq_status & (S_RX_FIFO_WATERMARK_EN | S_RX_FIFO_LAST_EN)) | |
1032 | qcom_geni_serial_handle_rx_fifo(uport, drop_rx); | |
1033 | } | |
c4f52879 KR |
1034 | |
1035 | out_unlock: | |
75f4e830 | 1036 | uart_unlock_and_check_sysrq(uport); |
336447b3 | 1037 | |
c4f52879 KR |
1038 | return IRQ_HANDLED; |
1039 | } | |
1040 | ||
b8caf69a | 1041 | static int setup_fifos(struct qcom_geni_serial_port *port) |
c4f52879 KR |
1042 | { |
1043 | struct uart_port *uport; | |
b8caf69a | 1044 | u32 old_rx_fifo_depth = port->rx_fifo_depth; |
c4f52879 | 1045 | |
c4f52879 KR |
1046 | uport = &port->uport; |
1047 | port->tx_fifo_depth = geni_se_get_tx_fifo_depth(&port->se); | |
1048 | port->tx_fifo_width = geni_se_get_tx_fifo_width(&port->se); | |
1049 | port->rx_fifo_depth = geni_se_get_rx_fifo_depth(&port->se); | |
1050 | uport->fifosize = | |
1051 | (port->tx_fifo_depth * port->tx_fifo_width) / BITS_PER_BYTE; | |
b8caf69a | 1052 | |
a3cf6b94 | 1053 | if (port->rx_buf && (old_rx_fifo_depth != port->rx_fifo_depth) && port->rx_fifo_depth) { |
9e6aa7c2 JC |
1054 | /* |
1055 | * Use krealloc rather than krealloc_array because rx_buf is | |
1056 | * accessed as 1 byte entries as well as 4 byte entries so it's | |
1057 | * not necessarily an array. | |
1058 | */ | |
a3cf6b94 IJ |
1059 | port->rx_buf = devm_krealloc(uport->dev, port->rx_buf, |
1060 | port->rx_fifo_depth * sizeof(u32), | |
1061 | GFP_KERNEL); | |
1062 | if (!port->rx_buf) | |
b8caf69a KK |
1063 | return -ENOMEM; |
1064 | } | |
1065 | ||
1066 | return 0; | |
c4f52879 KR |
1067 | } |
1068 | ||
c4f52879 KR |
1069 | |
1070 | static void qcom_geni_serial_shutdown(struct uart_port *uport) | |
1071 | { | |
3e4aaea7 | 1072 | disable_irq(uport->irq); |
9aff74cc JH |
1073 | |
1074 | if (uart_console(uport)) | |
1075 | return; | |
1076 | ||
d8aca2f9 BG |
1077 | qcom_geni_serial_stop_tx(uport); |
1078 | qcom_geni_serial_stop_rx(uport); | |
c4f52879 KR |
1079 | } |
1080 | ||
1081 | static int qcom_geni_serial_port_setup(struct uart_port *uport) | |
1082 | { | |
00ce7c6e | 1083 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
385298ab | 1084 | u32 rxstale = DEFAULT_BITS_PER_CHAR * STALE_TIMEOUT; |
c362272b | 1085 | u32 proto; |
9fa3c4b1 | 1086 | u32 pin_swap; |
b8caf69a | 1087 | int ret; |
c362272b | 1088 | |
c362272b DA |
1089 | proto = geni_se_read_proto(&port->se); |
1090 | if (proto != GENI_SE_UART) { | |
1091 | dev_err(uport->dev, "Invalid FW loaded, proto: %d\n", proto); | |
1092 | return -ENXIO; | |
1093 | } | |
1094 | ||
1095 | qcom_geni_serial_stop_rx(uport); | |
1096 | ||
b8caf69a KK |
1097 | ret = setup_fifos(port); |
1098 | if (ret) | |
1099 | return ret; | |
c4f52879 | 1100 | |
9e06d55f | 1101 | writel(rxstale, uport->membase + SE_UART_RX_STALE_CNT); |
9fa3c4b1 RRY |
1102 | |
1103 | pin_swap = readl(uport->membase + SE_UART_IO_MACRO_CTRL); | |
1104 | if (port->rx_tx_swap) { | |
1105 | pin_swap &= ~DEFAULT_IO_MACRO_IO2_IO3_MASK; | |
1106 | pin_swap |= IO_MACRO_IO2_IO3_SWAP; | |
1107 | } | |
1108 | if (port->cts_rts_swap) { | |
1109 | pin_swap &= ~DEFAULT_IO_MACRO_IO0_IO1_MASK; | |
1110 | pin_swap |= IO_MACRO_IO0_SEL; | |
1111 | } | |
1112 | /* Configure this register if RX-TX, CTS-RTS pins are swapped */ | |
1113 | if (port->rx_tx_swap || port->cts_rts_swap) | |
1114 | writel(pin_swap, uport->membase + SE_UART_IO_MACRO_CTRL); | |
1115 | ||
c4f52879 KR |
1116 | /* |
1117 | * Make an unconditional cancel on the main sequencer to reset | |
1118 | * it else we could end up in data loss scenarios. | |
1119 | */ | |
8a8a66a1 GM |
1120 | if (uart_console(uport)) |
1121 | qcom_geni_serial_poll_tx_done(uport); | |
650c8bd3 DA |
1122 | geni_se_config_packing(&port->se, BITS_PER_BYTE, BYTES_PER_FIFO_WORD, |
1123 | false, true, true); | |
a85fb9ce | 1124 | geni_se_init(&port->se, UART_RX_WM, port->rx_fifo_depth - 2); |
2aaa43c7 | 1125 | geni_se_select_mode(&port->se, port->dev_data->mode); |
35781d83 | 1126 | qcom_geni_serial_start_rx(uport); |
c4f52879 | 1127 | port->setup = true; |
c362272b | 1128 | |
c4f52879 KR |
1129 | return 0; |
1130 | } | |
1131 | ||
1132 | static int qcom_geni_serial_startup(struct uart_port *uport) | |
1133 | { | |
1134 | int ret; | |
00ce7c6e | 1135 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 1136 | |
c4f52879 KR |
1137 | if (!port->setup) { |
1138 | ret = qcom_geni_serial_port_setup(uport); | |
1139 | if (ret) | |
1140 | return ret; | |
1141 | } | |
3e4aaea7 | 1142 | enable_irq(uport->irq); |
c4f52879 | 1143 | |
3e4aaea7 | 1144 | return 0; |
c4f52879 KR |
1145 | } |
1146 | ||
c474c775 VKN |
1147 | static unsigned long find_clk_rate_in_tol(struct clk *clk, unsigned int desired_clk, |
1148 | unsigned int *clk_div, unsigned int percent_tol) | |
c4f52879 | 1149 | { |
c474c775 | 1150 | unsigned long freq; |
c2194bc9 | 1151 | unsigned long div, maxdiv; |
c474c775 VKN |
1152 | u64 mult; |
1153 | unsigned long offset, abs_tol, achieved; | |
c2194bc9 | 1154 | |
c474c775 | 1155 | abs_tol = div_u64((u64)desired_clk * percent_tol, 100); |
c2194bc9 | 1156 | maxdiv = CLK_DIV_MSK >> CLK_DIV_SHFT; |
c474c775 VKN |
1157 | div = 1; |
1158 | while (div <= maxdiv) { | |
1159 | mult = (u64)div * desired_clk; | |
1160 | if (mult != (unsigned long)mult) | |
c2194bc9 VKN |
1161 | break; |
1162 | ||
c474c775 VKN |
1163 | offset = div * abs_tol; |
1164 | freq = clk_round_rate(clk, mult - offset); | |
c2194bc9 | 1165 | |
c474c775 VKN |
1166 | /* Can only get lower if we're done */ |
1167 | if (freq < mult - offset) | |
c2194bc9 VKN |
1168 | break; |
1169 | ||
c474c775 VKN |
1170 | /* |
1171 | * Re-calculate div in case rounding skipped rates but we | |
1172 | * ended up at a good one, then check for a match. | |
1173 | */ | |
1174 | div = DIV_ROUND_CLOSEST(freq, desired_clk); | |
1175 | achieved = DIV_ROUND_CLOSEST(freq, div); | |
1176 | if (achieved <= desired_clk + abs_tol && | |
1177 | achieved >= desired_clk - abs_tol) { | |
1178 | *clk_div = div; | |
1179 | return freq; | |
1180 | } | |
c2194bc9 | 1181 | |
c474c775 | 1182 | div = DIV_ROUND_UP(freq, desired_clk); |
c4f52879 KR |
1183 | } |
1184 | ||
c474c775 VKN |
1185 | return 0; |
1186 | } | |
1187 | ||
1188 | static unsigned long get_clk_div_rate(struct clk *clk, unsigned int baud, | |
1189 | unsigned int sampling_rate, unsigned int *clk_div) | |
1190 | { | |
1191 | unsigned long ser_clk; | |
1192 | unsigned long desired_clk; | |
1193 | ||
1194 | desired_clk = baud * sampling_rate; | |
1195 | if (!desired_clk) | |
1196 | return 0; | |
1197 | ||
1198 | /* | |
1199 | * try to find a clock rate within 2% tolerance, then within 5% | |
1200 | */ | |
1201 | ser_clk = find_clk_rate_in_tol(clk, desired_clk, clk_div, 2); | |
1202 | if (!ser_clk) | |
1203 | ser_clk = find_clk_rate_in_tol(clk, desired_clk, clk_div, 5); | |
c2194bc9 | 1204 | |
c4f52879 KR |
1205 | return ser_clk; |
1206 | } | |
1207 | ||
1208 | static void qcom_geni_serial_set_termios(struct uart_port *uport, | |
bec5b814 IJ |
1209 | struct ktermios *termios, |
1210 | const struct ktermios *old) | |
c4f52879 KR |
1211 | { |
1212 | unsigned int baud; | |
385298ab RC |
1213 | u32 bits_per_char; |
1214 | u32 tx_trans_cfg; | |
1215 | u32 tx_parity_cfg; | |
1216 | u32 rx_trans_cfg; | |
1217 | u32 rx_parity_cfg; | |
1218 | u32 stop_bit_len; | |
c4f52879 | 1219 | unsigned int clk_div; |
385298ab | 1220 | u32 ser_clk_cfg; |
00ce7c6e | 1221 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 1222 | unsigned long clk_rate; |
ce734600 | 1223 | u32 ver, sampling_rate; |
7cf563b2 | 1224 | unsigned int avg_bw_core; |
c4f52879 KR |
1225 | |
1226 | qcom_geni_serial_stop_rx(uport); | |
1227 | /* baud rate */ | |
1228 | baud = uart_get_baud_rate(uport, termios, old, 300, 4000000); | |
1229 | port->baud = baud; | |
ce734600 VG |
1230 | |
1231 | sampling_rate = UART_OVERSAMPLING; | |
1232 | /* Sampling rate is halved for IP versions >= 2.5 */ | |
1233 | ver = geni_se_get_qup_hw_version(&port->se); | |
c9ca43d4 | 1234 | if (ver >= QUP_SE_VERSION_2_5) |
ce734600 VG |
1235 | sampling_rate /= 2; |
1236 | ||
c2194bc9 VKN |
1237 | clk_rate = get_clk_div_rate(port->se.clk, baud, |
1238 | sampling_rate, &clk_div); | |
c474c775 VKN |
1239 | if (!clk_rate) { |
1240 | dev_err(port->se.dev, | |
0fec5180 | 1241 | "Couldn't find suitable clock rate for %u\n", |
c474c775 | 1242 | baud * sampling_rate); |
c4f52879 | 1243 | goto out_restart_rx; |
c474c775 VKN |
1244 | } |
1245 | ||
18536cc8 | 1246 | dev_dbg(port->se.dev, "desired_rate = %u, clk_rate = %lu, clk_div = %u\n", |
c474c775 | 1247 | baud * sampling_rate, clk_rate, clk_div); |
c4f52879 KR |
1248 | |
1249 | uport->uartclk = clk_rate; | |
8ece7b75 | 1250 | port->clk_rate = clk_rate; |
a5819b54 | 1251 | dev_pm_opp_set_rate(uport->dev, clk_rate); |
c4f52879 KR |
1252 | ser_clk_cfg = SER_CLK_EN; |
1253 | ser_clk_cfg |= clk_div << CLK_DIV_SHFT; | |
1254 | ||
7cf563b2 AA |
1255 | /* |
1256 | * Bump up BW vote on CPU and CORE path as driver supports FIFO mode | |
1257 | * only. | |
1258 | */ | |
1259 | avg_bw_core = (baud > 115200) ? Bps_to_icc(CORE_2X_50_MHZ) | |
1260 | : GENI_DEFAULT_BW; | |
1261 | port->se.icc_paths[GENI_TO_CORE].avg_bw = avg_bw_core; | |
1262 | port->se.icc_paths[CPU_TO_GENI].avg_bw = Bps_to_icc(baud); | |
1263 | geni_icc_set_bw(&port->se); | |
1264 | ||
c4f52879 | 1265 | /* parity */ |
9e06d55f RC |
1266 | tx_trans_cfg = readl(uport->membase + SE_UART_TX_TRANS_CFG); |
1267 | tx_parity_cfg = readl(uport->membase + SE_UART_TX_PARITY_CFG); | |
1268 | rx_trans_cfg = readl(uport->membase + SE_UART_RX_TRANS_CFG); | |
1269 | rx_parity_cfg = readl(uport->membase + SE_UART_RX_PARITY_CFG); | |
c4f52879 KR |
1270 | if (termios->c_cflag & PARENB) { |
1271 | tx_trans_cfg |= UART_TX_PAR_EN; | |
1272 | rx_trans_cfg |= UART_RX_PAR_EN; | |
1273 | tx_parity_cfg |= PAR_CALC_EN; | |
1274 | rx_parity_cfg |= PAR_CALC_EN; | |
1275 | if (termios->c_cflag & PARODD) { | |
1276 | tx_parity_cfg |= PAR_ODD; | |
1277 | rx_parity_cfg |= PAR_ODD; | |
1278 | } else if (termios->c_cflag & CMSPAR) { | |
1279 | tx_parity_cfg |= PAR_SPACE; | |
1280 | rx_parity_cfg |= PAR_SPACE; | |
1281 | } else { | |
1282 | tx_parity_cfg |= PAR_EVEN; | |
1283 | rx_parity_cfg |= PAR_EVEN; | |
1284 | } | |
1285 | } else { | |
1286 | tx_trans_cfg &= ~UART_TX_PAR_EN; | |
1287 | rx_trans_cfg &= ~UART_RX_PAR_EN; | |
1288 | tx_parity_cfg &= ~PAR_CALC_EN; | |
1289 | rx_parity_cfg &= ~PAR_CALC_EN; | |
1290 | } | |
1291 | ||
1292 | /* bits per char */ | |
3ec2ff37 | 1293 | bits_per_char = tty_get_char_size(termios->c_cflag); |
c4f52879 KR |
1294 | |
1295 | /* stop bits */ | |
1296 | if (termios->c_cflag & CSTOPB) | |
1297 | stop_bit_len = TX_STOP_BIT_LEN_2; | |
1298 | else | |
1299 | stop_bit_len = TX_STOP_BIT_LEN_1; | |
1300 | ||
1301 | /* flow control, clear the CTS_MASK bit if using flow control. */ | |
1302 | if (termios->c_cflag & CRTSCTS) | |
1303 | tx_trans_cfg &= ~UART_CTS_MASK; | |
1304 | else | |
1305 | tx_trans_cfg |= UART_CTS_MASK; | |
1306 | ||
1307 | if (baud) | |
1308 | uart_update_timeout(uport, termios->c_cflag, baud); | |
1309 | ||
8a8a66a1 | 1310 | if (!uart_console(uport)) |
9e06d55f | 1311 | writel(port->loopback, |
8a8a66a1 | 1312 | uport->membase + SE_UART_LOOPBACK_CFG); |
9e06d55f RC |
1313 | writel(tx_trans_cfg, uport->membase + SE_UART_TX_TRANS_CFG); |
1314 | writel(tx_parity_cfg, uport->membase + SE_UART_TX_PARITY_CFG); | |
1315 | writel(rx_trans_cfg, uport->membase + SE_UART_RX_TRANS_CFG); | |
1316 | writel(rx_parity_cfg, uport->membase + SE_UART_RX_PARITY_CFG); | |
1317 | writel(bits_per_char, uport->membase + SE_UART_TX_WORD_LEN); | |
1318 | writel(bits_per_char, uport->membase + SE_UART_RX_WORD_LEN); | |
1319 | writel(stop_bit_len, uport->membase + SE_UART_TX_STOP_BIT_LEN); | |
1320 | writel(ser_clk_cfg, uport->membase + GENI_SER_M_CLK_CFG); | |
1321 | writel(ser_clk_cfg, uport->membase + GENI_SER_S_CLK_CFG); | |
c4f52879 KR |
1322 | out_restart_rx: |
1323 | qcom_geni_serial_start_rx(uport); | |
1324 | } | |
1325 | ||
c4f52879 | 1326 | #ifdef CONFIG_SERIAL_QCOM_GENI_CONSOLE |
975efc66 | 1327 | static int qcom_geni_console_setup(struct console *co, char *options) |
c4f52879 KR |
1328 | { |
1329 | struct uart_port *uport; | |
1330 | struct qcom_geni_serial_port *port; | |
2ec812a0 | 1331 | int baud = 115200; |
c4f52879 KR |
1332 | int bits = 8; |
1333 | int parity = 'n'; | |
1334 | int flow = 'n'; | |
c362272b | 1335 | int ret; |
c4f52879 KR |
1336 | |
1337 | if (co->index >= GENI_UART_CONS_PORTS || co->index < 0) | |
1338 | return -ENXIO; | |
1339 | ||
8a8a66a1 | 1340 | port = get_port_from_line(co->index, true); |
c4f52879 | 1341 | if (IS_ERR(port)) { |
6a10635e | 1342 | pr_err("Invalid line %d\n", co->index); |
c4f52879 KR |
1343 | return PTR_ERR(port); |
1344 | } | |
1345 | ||
1346 | uport = &port->uport; | |
1347 | ||
1348 | if (unlikely(!uport->membase)) | |
1349 | return -ENXIO; | |
1350 | ||
c4f52879 | 1351 | if (!port->setup) { |
c362272b DA |
1352 | ret = qcom_geni_serial_port_setup(uport); |
1353 | if (ret) | |
1354 | return ret; | |
c4f52879 KR |
1355 | } |
1356 | ||
1357 | if (options) | |
1358 | uart_parse_options(options, &baud, &parity, &bits, &flow); | |
1359 | ||
1360 | return uart_set_options(uport, co, baud, parity, bits, flow); | |
1361 | } | |
1362 | ||
43f1831b KR |
1363 | static void qcom_geni_serial_earlycon_write(struct console *con, |
1364 | const char *s, unsigned int n) | |
1365 | { | |
1366 | struct earlycon_device *dev = con->data; | |
1367 | ||
1368 | __qcom_geni_serial_console_write(&dev->port, s, n); | |
1369 | } | |
1370 | ||
205b5bdd DA |
1371 | #ifdef CONFIG_CONSOLE_POLL |
1372 | static int qcom_geni_serial_earlycon_read(struct console *con, | |
1373 | char *s, unsigned int n) | |
1374 | { | |
1375 | struct earlycon_device *dev = con->data; | |
1376 | struct uart_port *uport = &dev->port; | |
1377 | int num_read = 0; | |
1378 | int ch; | |
1379 | ||
1380 | while (num_read < n) { | |
1381 | ch = qcom_geni_serial_get_char(uport); | |
1382 | if (ch == NO_POLL_CHAR) | |
1383 | break; | |
1384 | s[num_read++] = ch; | |
1385 | } | |
1386 | ||
1387 | return num_read; | |
1388 | } | |
1389 | ||
1390 | static void __init qcom_geni_serial_enable_early_read(struct geni_se *se, | |
1391 | struct console *con) | |
1392 | { | |
1393 | geni_se_setup_s_cmd(se, UART_START_READ, 0); | |
1394 | con->read = qcom_geni_serial_earlycon_read; | |
1395 | } | |
1396 | #else | |
1397 | static inline void qcom_geni_serial_enable_early_read(struct geni_se *se, | |
1398 | struct console *con) { } | |
1399 | #endif | |
1400 | ||
e42d6c3e DA |
1401 | static struct qcom_geni_private_data earlycon_private_data; |
1402 | ||
43f1831b KR |
1403 | static int __init qcom_geni_serial_earlycon_setup(struct earlycon_device *dev, |
1404 | const char *opt) | |
1405 | { | |
1406 | struct uart_port *uport = &dev->port; | |
1407 | u32 tx_trans_cfg; | |
1408 | u32 tx_parity_cfg = 0; /* Disable Tx Parity */ | |
1409 | u32 rx_trans_cfg = 0; | |
1410 | u32 rx_parity_cfg = 0; /* Disable Rx Parity */ | |
1411 | u32 stop_bit_len = 0; /* Default stop bit length - 1 bit */ | |
1412 | u32 bits_per_char; | |
1413 | struct geni_se se; | |
1414 | ||
1415 | if (!uport->membase) | |
1416 | return -EINVAL; | |
1417 | ||
e42d6c3e DA |
1418 | uport->private_data = &earlycon_private_data; |
1419 | ||
43f1831b KR |
1420 | memset(&se, 0, sizeof(se)); |
1421 | se.base = uport->membase; | |
1422 | if (geni_se_read_proto(&se) != GENI_SE_UART) | |
1423 | return -ENXIO; | |
1424 | /* | |
1425 | * Ignore Flow control. | |
1426 | * n = 8. | |
1427 | */ | |
1428 | tx_trans_cfg = UART_CTS_MASK; | |
1429 | bits_per_char = BITS_PER_BYTE; | |
1430 | ||
1431 | /* | |
1432 | * Make an unconditional cancel on the main sequencer to reset | |
1433 | * it else we could end up in data loss scenarios. | |
1434 | */ | |
1435 | qcom_geni_serial_poll_tx_done(uport); | |
1436 | qcom_geni_serial_abort_rx(uport); | |
650c8bd3 DA |
1437 | geni_se_config_packing(&se, BITS_PER_BYTE, BYTES_PER_FIFO_WORD, |
1438 | false, true, true); | |
43f1831b KR |
1439 | geni_se_init(&se, DEF_FIFO_DEPTH_WORDS / 2, DEF_FIFO_DEPTH_WORDS - 2); |
1440 | geni_se_select_mode(&se, GENI_SE_FIFO); | |
1441 | ||
9e06d55f RC |
1442 | writel(tx_trans_cfg, uport->membase + SE_UART_TX_TRANS_CFG); |
1443 | writel(tx_parity_cfg, uport->membase + SE_UART_TX_PARITY_CFG); | |
1444 | writel(rx_trans_cfg, uport->membase + SE_UART_RX_TRANS_CFG); | |
1445 | writel(rx_parity_cfg, uport->membase + SE_UART_RX_PARITY_CFG); | |
1446 | writel(bits_per_char, uport->membase + SE_UART_TX_WORD_LEN); | |
1447 | writel(bits_per_char, uport->membase + SE_UART_RX_WORD_LEN); | |
1448 | writel(stop_bit_len, uport->membase + SE_UART_TX_STOP_BIT_LEN); | |
43f1831b KR |
1449 | |
1450 | dev->con->write = qcom_geni_serial_earlycon_write; | |
1451 | dev->con->setup = NULL; | |
205b5bdd DA |
1452 | qcom_geni_serial_enable_early_read(&se, dev->con); |
1453 | ||
43f1831b KR |
1454 | return 0; |
1455 | } | |
1456 | OF_EARLYCON_DECLARE(qcom_geni, "qcom,geni-debug-uart", | |
1457 | qcom_geni_serial_earlycon_setup); | |
1458 | ||
c4f52879 KR |
1459 | static int __init console_register(struct uart_driver *drv) |
1460 | { | |
1461 | return uart_register_driver(drv); | |
1462 | } | |
1463 | ||
1464 | static void console_unregister(struct uart_driver *drv) | |
1465 | { | |
1466 | uart_unregister_driver(drv); | |
1467 | } | |
1468 | ||
1469 | static struct console cons_ops = { | |
1470 | .name = "ttyMSM", | |
1471 | .write = qcom_geni_serial_console_write, | |
1472 | .device = uart_console_device, | |
1473 | .setup = qcom_geni_console_setup, | |
1474 | .flags = CON_PRINTBUFFER, | |
1475 | .index = -1, | |
1476 | .data = &qcom_geni_console_driver, | |
1477 | }; | |
1478 | ||
1479 | static struct uart_driver qcom_geni_console_driver = { | |
1480 | .owner = THIS_MODULE, | |
1481 | .driver_name = "qcom_geni_console", | |
1482 | .dev_name = "ttyMSM", | |
1483 | .nr = GENI_UART_CONS_PORTS, | |
1484 | .cons = &cons_ops, | |
1485 | }; | |
1486 | #else | |
1487 | static int console_register(struct uart_driver *drv) | |
1488 | { | |
1489 | return 0; | |
1490 | } | |
1491 | ||
1492 | static void console_unregister(struct uart_driver *drv) | |
1493 | { | |
1494 | } | |
1495 | #endif /* CONFIG_SERIAL_QCOM_GENI_CONSOLE */ | |
1496 | ||
8a8a66a1 GM |
1497 | static struct uart_driver qcom_geni_uart_driver = { |
1498 | .owner = THIS_MODULE, | |
1499 | .driver_name = "qcom_geni_uart", | |
1500 | .dev_name = "ttyHS", | |
1501 | .nr = GENI_UART_PORTS, | |
1502 | }; | |
1503 | ||
1504 | static void qcom_geni_serial_pm(struct uart_port *uport, | |
c4f52879 KR |
1505 | unsigned int new_state, unsigned int old_state) |
1506 | { | |
00ce7c6e | 1507 | struct qcom_geni_serial_port *port = to_dev_port(uport); |
c4f52879 | 1508 | |
c362272b DA |
1509 | /* If we've never been called, treat it as off */ |
1510 | if (old_state == UART_PM_STATE_UNDEFINED) | |
1511 | old_state = UART_PM_STATE_OFF; | |
1512 | ||
7cf563b2 AA |
1513 | if (new_state == UART_PM_STATE_ON && old_state == UART_PM_STATE_OFF) { |
1514 | geni_icc_enable(&port->se); | |
8ece7b75 JH |
1515 | if (port->clk_rate) |
1516 | dev_pm_opp_set_rate(uport->dev, port->clk_rate); | |
c4f52879 | 1517 | geni_se_resources_on(&port->se); |
7cf563b2 AA |
1518 | } else if (new_state == UART_PM_STATE_OFF && |
1519 | old_state == UART_PM_STATE_ON) { | |
c4f52879 | 1520 | geni_se_resources_off(&port->se); |
8ece7b75 | 1521 | dev_pm_opp_set_rate(uport->dev, 0); |
7cf563b2 AA |
1522 | geni_icc_disable(&port->se); |
1523 | } | |
c4f52879 KR |
1524 | } |
1525 | ||
1526 | static const struct uart_ops qcom_geni_console_pops = { | |
1527 | .tx_empty = qcom_geni_serial_tx_empty, | |
2aaa43c7 BG |
1528 | .stop_tx = qcom_geni_serial_stop_tx_fifo, |
1529 | .start_tx = qcom_geni_serial_start_tx_fifo, | |
1530 | .stop_rx = qcom_geni_serial_stop_rx_fifo, | |
1531 | .start_rx = qcom_geni_serial_start_rx_fifo, | |
c4f52879 KR |
1532 | .set_termios = qcom_geni_serial_set_termios, |
1533 | .startup = qcom_geni_serial_startup, | |
1534 | .request_port = qcom_geni_serial_request_port, | |
1535 | .config_port = qcom_geni_serial_config_port, | |
1536 | .shutdown = qcom_geni_serial_shutdown, | |
1537 | .type = qcom_geni_serial_get_type, | |
8a8a66a1 GM |
1538 | .set_mctrl = qcom_geni_serial_set_mctrl, |
1539 | .get_mctrl = qcom_geni_serial_get_mctrl, | |
c4f52879 KR |
1540 | #ifdef CONFIG_CONSOLE_POLL |
1541 | .poll_get_char = qcom_geni_serial_get_char, | |
1542 | .poll_put_char = qcom_geni_serial_poll_put_char, | |
d8851a96 | 1543 | .poll_init = qcom_geni_serial_port_setup, |
c4f52879 | 1544 | #endif |
8a8a66a1 GM |
1545 | .pm = qcom_geni_serial_pm, |
1546 | }; | |
1547 | ||
1548 | static const struct uart_ops qcom_geni_uart_pops = { | |
1549 | .tx_empty = qcom_geni_serial_tx_empty, | |
2aaa43c7 BG |
1550 | .stop_tx = qcom_geni_serial_stop_tx_dma, |
1551 | .start_tx = qcom_geni_serial_start_tx_dma, | |
1552 | .start_rx = qcom_geni_serial_start_rx_dma, | |
1553 | .stop_rx = qcom_geni_serial_stop_rx_dma, | |
8a8a66a1 GM |
1554 | .set_termios = qcom_geni_serial_set_termios, |
1555 | .startup = qcom_geni_serial_startup, | |
1556 | .request_port = qcom_geni_serial_request_port, | |
1557 | .config_port = qcom_geni_serial_config_port, | |
1558 | .shutdown = qcom_geni_serial_shutdown, | |
1559 | .type = qcom_geni_serial_get_type, | |
1560 | .set_mctrl = qcom_geni_serial_set_mctrl, | |
1561 | .get_mctrl = qcom_geni_serial_get_mctrl, | |
1562 | .pm = qcom_geni_serial_pm, | |
c4f52879 KR |
1563 | }; |
1564 | ||
1565 | static int qcom_geni_serial_probe(struct platform_device *pdev) | |
1566 | { | |
1567 | int ret = 0; | |
71581242 | 1568 | int line; |
c4f52879 KR |
1569 | struct qcom_geni_serial_port *port; |
1570 | struct uart_port *uport; | |
1571 | struct resource *res; | |
066cd1c4 | 1572 | int irq; |
8a8a66a1 | 1573 | struct uart_driver *drv; |
40ec6d41 | 1574 | const struct qcom_geni_device_data *data; |
c4f52879 | 1575 | |
40ec6d41 BG |
1576 | data = of_device_get_match_data(&pdev->dev); |
1577 | if (!data) | |
1578 | return -EINVAL; | |
c4f52879 | 1579 | |
40ec6d41 | 1580 | if (data->console) { |
2843cbb5 GU |
1581 | drv = &qcom_geni_console_driver; |
1582 | line = of_alias_get_id(pdev->dev.of_node, "serial"); | |
1583 | } else { | |
1584 | drv = &qcom_geni_uart_driver; | |
08b0adb1 DB |
1585 | line = of_alias_get_id(pdev->dev.of_node, "serial"); |
1586 | if (line == -ENODEV) /* compat with non-standard aliases */ | |
1587 | line = of_alias_get_id(pdev->dev.of_node, "hsuart"); | |
8a8a66a1 GM |
1588 | } |
1589 | ||
40ec6d41 | 1590 | port = get_port_from_line(line, data->console); |
c4f52879 | 1591 | if (IS_ERR(port)) { |
6a10635e KR |
1592 | dev_err(&pdev->dev, "Invalid line %d\n", line); |
1593 | return PTR_ERR(port); | |
c4f52879 KR |
1594 | } |
1595 | ||
1596 | uport = &port->uport; | |
1597 | /* Don't allow 2 drivers to access the same port */ | |
1598 | if (uport->private_data) | |
1599 | return -ENODEV; | |
1600 | ||
1601 | uport->dev = &pdev->dev; | |
40ec6d41 | 1602 | port->dev_data = data; |
c4f52879 KR |
1603 | port->se.dev = &pdev->dev; |
1604 | port->se.wrapper = dev_get_drvdata(pdev->dev.parent); | |
1605 | port->se.clk = devm_clk_get(&pdev->dev, "se"); | |
1606 | if (IS_ERR(port->se.clk)) { | |
1607 | ret = PTR_ERR(port->se.clk); | |
1608 | dev_err(&pdev->dev, "Err getting SE Core clk %d\n", ret); | |
1609 | return ret; | |
1610 | } | |
1611 | ||
1612 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
7693b331 WY |
1613 | if (!res) |
1614 | return -EINVAL; | |
c4f52879 KR |
1615 | uport->mapbase = res->start; |
1616 | ||
1617 | port->tx_fifo_depth = DEF_FIFO_DEPTH_WORDS; | |
1618 | port->rx_fifo_depth = DEF_FIFO_DEPTH_WORDS; | |
1619 | port->tx_fifo_width = DEF_FIFO_WIDTH_BITS; | |
1620 | ||
40ec6d41 | 1621 | if (!data->console) { |
2aaa43c7 BG |
1622 | port->rx_buf = devm_kzalloc(uport->dev, |
1623 | DMA_RX_BUF_SIZE, GFP_KERNEL); | |
1624 | if (!port->rx_buf) | |
f9d690b6 | 1625 | return -ENOMEM; |
1626 | } | |
1627 | ||
7cf563b2 AA |
1628 | ret = geni_icc_get(&port->se, NULL); |
1629 | if (ret) | |
1630 | return ret; | |
1631 | port->se.icc_paths[GENI_TO_CORE].avg_bw = GENI_DEFAULT_BW; | |
1632 | port->se.icc_paths[CPU_TO_GENI].avg_bw = GENI_DEFAULT_BW; | |
1633 | ||
1634 | /* Set BW for register access */ | |
1635 | ret = geni_icc_set_bw(&port->se); | |
1636 | if (ret) | |
1637 | return ret; | |
1638 | ||
f3974413 AA |
1639 | port->name = devm_kasprintf(uport->dev, GFP_KERNEL, |
1640 | "qcom_geni_serial_%s%d", | |
1641 | uart_console(uport) ? "console" : "uart", uport->line); | |
1642 | if (!port->name) | |
1643 | return -ENOMEM; | |
1644 | ||
066cd1c4 | 1645 | irq = platform_get_irq(pdev, 0); |
1df21786 | 1646 | if (irq < 0) |
066cd1c4 | 1647 | return irq; |
066cd1c4 | 1648 | uport->irq = irq; |
8f122698 | 1649 | uport->has_sysrq = IS_ENABLED(CONFIG_SERIAL_QCOM_GENI_CONSOLE); |
c4f52879 | 1650 | |
40ec6d41 | 1651 | if (!data->console) |
f3974413 AA |
1652 | port->wakeup_irq = platform_get_irq_optional(pdev, 1); |
1653 | ||
9fa3c4b1 RRY |
1654 | if (of_property_read_bool(pdev->dev.of_node, "rx-tx-swap")) |
1655 | port->rx_tx_swap = true; | |
1656 | ||
1657 | if (of_property_read_bool(pdev->dev.of_node, "cts-rts-swap")) | |
1658 | port->cts_rts_swap = true; | |
1659 | ||
300894a6 YL |
1660 | ret = devm_pm_opp_set_clkname(&pdev->dev, "se"); |
1661 | if (ret) | |
1662 | return ret; | |
a5819b54 | 1663 | /* OPP table is optional */ |
300894a6 | 1664 | ret = devm_pm_opp_of_add_table(&pdev->dev); |
c7ac46da | 1665 | if (ret && ret != -ENODEV) { |
a5819b54 | 1666 | dev_err(&pdev->dev, "invalid OPP table in device tree\n"); |
300894a6 | 1667 | return ret; |
a5819b54 RN |
1668 | } |
1669 | ||
e42d6c3e DA |
1670 | port->private_data.drv = drv; |
1671 | uport->private_data = &port->private_data; | |
f3974413 | 1672 | platform_set_drvdata(pdev, port); |
f3974413 | 1673 | |
3e4aaea7 AA |
1674 | irq_set_status_flags(uport->irq, IRQ_NOAUTOEN); |
1675 | ret = devm_request_irq(uport->dev, uport->irq, qcom_geni_serial_isr, | |
1676 | IRQF_TRIGGER_HIGH, port->name, uport); | |
1677 | if (ret) { | |
1678 | dev_err(uport->dev, "Failed to get IRQ ret %d\n", ret); | |
300894a6 | 1679 | return ret; |
3e4aaea7 AA |
1680 | } |
1681 | ||
5f949f14 KK |
1682 | ret = uart_add_one_port(drv, uport); |
1683 | if (ret) | |
1684 | return ret; | |
1685 | ||
f3974413 AA |
1686 | if (port->wakeup_irq > 0) { |
1687 | device_init_wakeup(&pdev->dev, true); | |
1688 | ret = dev_pm_set_dedicated_wake_irq(&pdev->dev, | |
1689 | port->wakeup_irq); | |
1690 | if (ret) { | |
1691 | device_init_wakeup(&pdev->dev, false); | |
1692 | uart_remove_one_port(drv, uport); | |
300894a6 | 1693 | return ret; |
8b7103f3 AA |
1694 | } |
1695 | } | |
f3974413 AA |
1696 | |
1697 | return 0; | |
c4f52879 KR |
1698 | } |
1699 | ||
dd4d4497 | 1700 | static void qcom_geni_serial_remove(struct platform_device *pdev) |
c4f52879 KR |
1701 | { |
1702 | struct qcom_geni_serial_port *port = platform_get_drvdata(pdev); | |
e42d6c3e | 1703 | struct uart_driver *drv = port->private_data.drv; |
c4f52879 | 1704 | |
f3974413 AA |
1705 | dev_pm_clear_wake_irq(&pdev->dev); |
1706 | device_init_wakeup(&pdev->dev, false); | |
c4f52879 | 1707 | uart_remove_one_port(drv, &port->uport); |
c4f52879 KR |
1708 | } |
1709 | ||
5342ab0a | 1710 | static int qcom_geni_serial_sys_suspend(struct device *dev) |
c4f52879 | 1711 | { |
a406c4b8 | 1712 | struct qcom_geni_serial_port *port = dev_get_drvdata(dev); |
c4f52879 | 1713 | struct uart_port *uport = &port->uport; |
e42d6c3e | 1714 | struct qcom_geni_private_data *private_data = uport->private_data; |
c4f52879 | 1715 | |
4a3107f6 RN |
1716 | /* |
1717 | * This is done so we can hit the lowest possible state in suspend | |
1718 | * even with no_console_suspend | |
1719 | */ | |
1720 | if (uart_console(uport)) { | |
408e532e | 1721 | geni_icc_set_tag(&port->se, QCOM_ICC_TAG_ACTIVE_ONLY); |
4a3107f6 RN |
1722 | geni_icc_set_bw(&port->se); |
1723 | } | |
e42d6c3e | 1724 | return uart_suspend_port(private_data->drv, uport); |
c4f52879 KR |
1725 | } |
1726 | ||
5342ab0a | 1727 | static int qcom_geni_serial_sys_resume(struct device *dev) |
c4f52879 | 1728 | { |
4a3107f6 | 1729 | int ret; |
a406c4b8 | 1730 | struct qcom_geni_serial_port *port = dev_get_drvdata(dev); |
c4f52879 | 1731 | struct uart_port *uport = &port->uport; |
e42d6c3e | 1732 | struct qcom_geni_private_data *private_data = uport->private_data; |
c4f52879 | 1733 | |
4a3107f6 RN |
1734 | ret = uart_resume_port(private_data->drv, uport); |
1735 | if (uart_console(uport)) { | |
408e532e | 1736 | geni_icc_set_tag(&port->se, QCOM_ICC_TAG_ALWAYS); |
4a3107f6 RN |
1737 | geni_icc_set_bw(&port->se); |
1738 | } | |
1739 | return ret; | |
c4f52879 KR |
1740 | } |
1741 | ||
35781d83 AR |
1742 | static int qcom_geni_serial_sys_hib_resume(struct device *dev) |
1743 | { | |
1744 | int ret = 0; | |
1745 | struct uart_port *uport; | |
1746 | struct qcom_geni_private_data *private_data; | |
1747 | struct qcom_geni_serial_port *port = dev_get_drvdata(dev); | |
1748 | ||
1749 | uport = &port->uport; | |
1750 | private_data = uport->private_data; | |
1751 | ||
1752 | if (uart_console(uport)) { | |
51273792 | 1753 | geni_icc_set_tag(&port->se, QCOM_ICC_TAG_ALWAYS); |
35781d83 AR |
1754 | geni_icc_set_bw(&port->se); |
1755 | ret = uart_resume_port(private_data->drv, uport); | |
1756 | /* | |
1757 | * For hibernation usecase clients for | |
1758 | * console UART won't call port setup during restore, | |
1759 | * hence call port setup for console uart. | |
1760 | */ | |
1761 | qcom_geni_serial_port_setup(uport); | |
1762 | } else { | |
1763 | /* | |
1764 | * Peripheral register settings are lost during hibernation. | |
1765 | * Update setup flag such that port setup happens again | |
1766 | * during next session. Clients of HS-UART will close and | |
1767 | * open the port during hibernation. | |
1768 | */ | |
1769 | port->setup = false; | |
1770 | } | |
1771 | return ret; | |
1772 | } | |
1773 | ||
40ec6d41 BG |
1774 | static const struct qcom_geni_device_data qcom_geni_console_data = { |
1775 | .console = true, | |
2aaa43c7 | 1776 | .mode = GENI_SE_FIFO, |
40ec6d41 BG |
1777 | }; |
1778 | ||
1779 | static const struct qcom_geni_device_data qcom_geni_uart_data = { | |
1780 | .console = false, | |
2aaa43c7 | 1781 | .mode = GENI_SE_DMA, |
40ec6d41 BG |
1782 | }; |
1783 | ||
c4f52879 | 1784 | static const struct dev_pm_ops qcom_geni_serial_pm_ops = { |
5342ab0a AB |
1785 | .suspend = pm_sleep_ptr(qcom_geni_serial_sys_suspend), |
1786 | .resume = pm_sleep_ptr(qcom_geni_serial_sys_resume), | |
1787 | .freeze = pm_sleep_ptr(qcom_geni_serial_sys_suspend), | |
1788 | .poweroff = pm_sleep_ptr(qcom_geni_serial_sys_suspend), | |
1789 | .restore = pm_sleep_ptr(qcom_geni_serial_sys_hib_resume), | |
1790 | .thaw = pm_sleep_ptr(qcom_geni_serial_sys_hib_resume), | |
c4f52879 KR |
1791 | }; |
1792 | ||
1793 | static const struct of_device_id qcom_geni_serial_match_table[] = { | |
40ec6d41 BG |
1794 | { |
1795 | .compatible = "qcom,geni-debug-uart", | |
1796 | .data = &qcom_geni_console_data, | |
1797 | }, | |
1798 | { | |
1799 | .compatible = "qcom,geni-uart", | |
1800 | .data = &qcom_geni_uart_data, | |
1801 | }, | |
c4f52879 KR |
1802 | {} |
1803 | }; | |
1804 | MODULE_DEVICE_TABLE(of, qcom_geni_serial_match_table); | |
1805 | ||
1806 | static struct platform_driver qcom_geni_serial_platform_driver = { | |
dd4d4497 | 1807 | .remove_new = qcom_geni_serial_remove, |
c4f52879 KR |
1808 | .probe = qcom_geni_serial_probe, |
1809 | .driver = { | |
1810 | .name = "qcom_geni_serial", | |
1811 | .of_match_table = qcom_geni_serial_match_table, | |
1812 | .pm = &qcom_geni_serial_pm_ops, | |
1813 | }, | |
1814 | }; | |
1815 | ||
1816 | static int __init qcom_geni_serial_init(void) | |
1817 | { | |
1818 | int ret; | |
1819 | ||
c4f52879 KR |
1820 | ret = console_register(&qcom_geni_console_driver); |
1821 | if (ret) | |
1822 | return ret; | |
1823 | ||
8a8a66a1 GM |
1824 | ret = uart_register_driver(&qcom_geni_uart_driver); |
1825 | if (ret) { | |
1826 | console_unregister(&qcom_geni_console_driver); | |
1827 | return ret; | |
1828 | } | |
1829 | ||
c4f52879 | 1830 | ret = platform_driver_register(&qcom_geni_serial_platform_driver); |
8a8a66a1 | 1831 | if (ret) { |
c4f52879 | 1832 | console_unregister(&qcom_geni_console_driver); |
8a8a66a1 GM |
1833 | uart_unregister_driver(&qcom_geni_uart_driver); |
1834 | } | |
c4f52879 KR |
1835 | return ret; |
1836 | } | |
1837 | module_init(qcom_geni_serial_init); | |
1838 | ||
1839 | static void __exit qcom_geni_serial_exit(void) | |
1840 | { | |
1841 | platform_driver_unregister(&qcom_geni_serial_platform_driver); | |
1842 | console_unregister(&qcom_geni_console_driver); | |
8a8a66a1 | 1843 | uart_unregister_driver(&qcom_geni_uart_driver); |
c4f52879 KR |
1844 | } |
1845 | module_exit(qcom_geni_serial_exit); | |
1846 | ||
1847 | MODULE_DESCRIPTION("Serial driver for GENI based QUP cores"); | |
1848 | MODULE_LICENSE("GPL v2"); |