Commit | Line | Data |
---|---|---|
e3b3d0f5 | 1 | // SPDX-License-Identifier: GPL-2.0+ |
f6544418 | 2 | /* |
003236d9 | 3 | * Maxim (Dallas) MAX3107/8/9, MAX14830 serial driver |
f6544418 | 4 | * |
6286767a | 5 | * Copyright (C) 2012-2016 Alexander Shiyan <shc_work@mail.ru> |
f6544418 AS |
6 | * |
7 | * Based on max3100.c, by Christian Pellegrin <chripell@evolware.org> | |
8 | * Based on max3110.c, by Feng Tang <feng.tang@intel.com> | |
9 | * Based on max3107.c, by Aavamobile | |
f6544418 AS |
10 | */ |
11 | ||
10d8b34a | 12 | #include <linux/bitops.h> |
d3a8a252 | 13 | #include <linux/clk.h> |
5f529049 AS |
14 | #include <linux/delay.h> |
15 | #include <linux/device.h> | |
a00d60a0 | 16 | #include <linux/gpio/driver.h> |
5f529049 | 17 | #include <linux/module.h> |
58afc909 AS |
18 | #include <linux/of.h> |
19 | #include <linux/of_device.h> | |
5f529049 | 20 | #include <linux/regmap.h> |
f6544418 AS |
21 | #include <linux/serial_core.h> |
22 | #include <linux/serial.h> | |
23 | #include <linux/tty.h> | |
24 | #include <linux/tty_flip.h> | |
1456dad9 | 25 | #include <linux/spi/spi.h> |
58dea357 | 26 | #include <linux/uaccess.h> |
10d8b34a | 27 | |
10d8b34a | 28 | #define MAX310X_NAME "max310x" |
f6544418 AS |
29 | #define MAX310X_MAJOR 204 |
30 | #define MAX310X_MINOR 209 | |
78adccac | 31 | #define MAX310X_UART_NRMAX 16 |
f6544418 AS |
32 | |
33 | /* MAX310X register definitions */ | |
34 | #define MAX310X_RHR_REG (0x00) /* RX FIFO */ | |
35 | #define MAX310X_THR_REG (0x00) /* TX FIFO */ | |
36 | #define MAX310X_IRQEN_REG (0x01) /* IRQ enable */ | |
37 | #define MAX310X_IRQSTS_REG (0x02) /* IRQ status */ | |
38 | #define MAX310X_LSR_IRQEN_REG (0x03) /* LSR IRQ enable */ | |
39 | #define MAX310X_LSR_IRQSTS_REG (0x04) /* LSR IRQ status */ | |
10d8b34a AS |
40 | #define MAX310X_REG_05 (0x05) |
41 | #define MAX310X_SPCHR_IRQEN_REG MAX310X_REG_05 /* Special char IRQ en */ | |
f6544418 AS |
42 | #define MAX310X_SPCHR_IRQSTS_REG (0x06) /* Special char IRQ status */ |
43 | #define MAX310X_STS_IRQEN_REG (0x07) /* Status IRQ enable */ | |
44 | #define MAX310X_STS_IRQSTS_REG (0x08) /* Status IRQ status */ | |
45 | #define MAX310X_MODE1_REG (0x09) /* MODE1 */ | |
46 | #define MAX310X_MODE2_REG (0x0a) /* MODE2 */ | |
47 | #define MAX310X_LCR_REG (0x0b) /* LCR */ | |
48 | #define MAX310X_RXTO_REG (0x0c) /* RX timeout */ | |
49 | #define MAX310X_HDPIXDELAY_REG (0x0d) /* Auto transceiver delays */ | |
50 | #define MAX310X_IRDA_REG (0x0e) /* IRDA settings */ | |
51 | #define MAX310X_FLOWLVL_REG (0x0f) /* Flow control levels */ | |
52 | #define MAX310X_FIFOTRIGLVL_REG (0x10) /* FIFO IRQ trigger levels */ | |
53 | #define MAX310X_TXFIFOLVL_REG (0x11) /* TX FIFO level */ | |
54 | #define MAX310X_RXFIFOLVL_REG (0x12) /* RX FIFO level */ | |
55 | #define MAX310X_FLOWCTRL_REG (0x13) /* Flow control */ | |
56 | #define MAX310X_XON1_REG (0x14) /* XON1 character */ | |
57 | #define MAX310X_XON2_REG (0x15) /* XON2 character */ | |
58 | #define MAX310X_XOFF1_REG (0x16) /* XOFF1 character */ | |
59 | #define MAX310X_XOFF2_REG (0x17) /* XOFF2 character */ | |
60 | #define MAX310X_GPIOCFG_REG (0x18) /* GPIO config */ | |
61 | #define MAX310X_GPIODATA_REG (0x19) /* GPIO data */ | |
62 | #define MAX310X_PLLCFG_REG (0x1a) /* PLL config */ | |
63 | #define MAX310X_BRGCFG_REG (0x1b) /* Baud rate generator conf */ | |
64 | #define MAX310X_BRGDIVLSB_REG (0x1c) /* Baud rate divisor LSB */ | |
65 | #define MAX310X_BRGDIVMSB_REG (0x1d) /* Baud rate divisor MSB */ | |
66 | #define MAX310X_CLKSRC_REG (0x1e) /* Clock source */ | |
10d8b34a AS |
67 | #define MAX310X_REG_1F (0x1f) |
68 | ||
69 | #define MAX310X_REVID_REG MAX310X_REG_1F /* Revision ID */ | |
70 | ||
71 | #define MAX310X_GLOBALIRQ_REG MAX310X_REG_1F /* Global IRQ (RO) */ | |
72 | #define MAX310X_GLOBALCMD_REG MAX310X_REG_1F /* Global Command (WO) */ | |
73 | ||
74 | /* Extended registers */ | |
75 | #define MAX310X_REVID_EXTREG MAX310X_REG_05 /* Revision ID */ | |
f6544418 AS |
76 | |
77 | /* IRQ register bits */ | |
78 | #define MAX310X_IRQ_LSR_BIT (1 << 0) /* LSR interrupt */ | |
79 | #define MAX310X_IRQ_SPCHR_BIT (1 << 1) /* Special char interrupt */ | |
80 | #define MAX310X_IRQ_STS_BIT (1 << 2) /* Status interrupt */ | |
81 | #define MAX310X_IRQ_RXFIFO_BIT (1 << 3) /* RX FIFO interrupt */ | |
82 | #define MAX310X_IRQ_TXFIFO_BIT (1 << 4) /* TX FIFO interrupt */ | |
83 | #define MAX310X_IRQ_TXEMPTY_BIT (1 << 5) /* TX FIFO empty interrupt */ | |
84 | #define MAX310X_IRQ_RXEMPTY_BIT (1 << 6) /* RX FIFO empty interrupt */ | |
85 | #define MAX310X_IRQ_CTS_BIT (1 << 7) /* CTS interrupt */ | |
86 | ||
87 | /* LSR register bits */ | |
88 | #define MAX310X_LSR_RXTO_BIT (1 << 0) /* RX timeout */ | |
89 | #define MAX310X_LSR_RXOVR_BIT (1 << 1) /* RX overrun */ | |
90 | #define MAX310X_LSR_RXPAR_BIT (1 << 2) /* RX parity error */ | |
91 | #define MAX310X_LSR_FRERR_BIT (1 << 3) /* Frame error */ | |
92 | #define MAX310X_LSR_RXBRK_BIT (1 << 4) /* RX break */ | |
93 | #define MAX310X_LSR_RXNOISE_BIT (1 << 5) /* RX noise */ | |
94 | #define MAX310X_LSR_CTS_BIT (1 << 7) /* CTS pin state */ | |
95 | ||
96 | /* Special character register bits */ | |
97 | #define MAX310X_SPCHR_XON1_BIT (1 << 0) /* XON1 character */ | |
98 | #define MAX310X_SPCHR_XON2_BIT (1 << 1) /* XON2 character */ | |
99 | #define MAX310X_SPCHR_XOFF1_BIT (1 << 2) /* XOFF1 character */ | |
100 | #define MAX310X_SPCHR_XOFF2_BIT (1 << 3) /* XOFF2 character */ | |
101 | #define MAX310X_SPCHR_BREAK_BIT (1 << 4) /* RX break */ | |
102 | #define MAX310X_SPCHR_MULTIDROP_BIT (1 << 5) /* 9-bit multidrop addr char */ | |
103 | ||
104 | /* Status register bits */ | |
105 | #define MAX310X_STS_GPIO0_BIT (1 << 0) /* GPIO 0 interrupt */ | |
106 | #define MAX310X_STS_GPIO1_BIT (1 << 1) /* GPIO 1 interrupt */ | |
107 | #define MAX310X_STS_GPIO2_BIT (1 << 2) /* GPIO 2 interrupt */ | |
108 | #define MAX310X_STS_GPIO3_BIT (1 << 3) /* GPIO 3 interrupt */ | |
109 | #define MAX310X_STS_CLKREADY_BIT (1 << 5) /* Clock ready */ | |
110 | #define MAX310X_STS_SLEEP_BIT (1 << 6) /* Sleep interrupt */ | |
111 | ||
112 | /* MODE1 register bits */ | |
113 | #define MAX310X_MODE1_RXDIS_BIT (1 << 0) /* RX disable */ | |
114 | #define MAX310X_MODE1_TXDIS_BIT (1 << 1) /* TX disable */ | |
115 | #define MAX310X_MODE1_TXHIZ_BIT (1 << 2) /* TX pin three-state */ | |
116 | #define MAX310X_MODE1_RTSHIZ_BIT (1 << 3) /* RTS pin three-state */ | |
117 | #define MAX310X_MODE1_TRNSCVCTRL_BIT (1 << 4) /* Transceiver ctrl enable */ | |
118 | #define MAX310X_MODE1_FORCESLEEP_BIT (1 << 5) /* Force sleep mode */ | |
119 | #define MAX310X_MODE1_AUTOSLEEP_BIT (1 << 6) /* Auto sleep enable */ | |
120 | #define MAX310X_MODE1_IRQSEL_BIT (1 << 7) /* IRQ pin enable */ | |
121 | ||
122 | /* MODE2 register bits */ | |
123 | #define MAX310X_MODE2_RST_BIT (1 << 0) /* Chip reset */ | |
124 | #define MAX310X_MODE2_FIFORST_BIT (1 << 1) /* FIFO reset */ | |
125 | #define MAX310X_MODE2_RXTRIGINV_BIT (1 << 2) /* RX FIFO INT invert */ | |
126 | #define MAX310X_MODE2_RXEMPTINV_BIT (1 << 3) /* RX FIFO empty INT invert */ | |
127 | #define MAX310X_MODE2_SPCHR_BIT (1 << 4) /* Special chr detect enable */ | |
128 | #define MAX310X_MODE2_LOOPBACK_BIT (1 << 5) /* Internal loopback enable */ | |
129 | #define MAX310X_MODE2_MULTIDROP_BIT (1 << 6) /* 9-bit multidrop enable */ | |
130 | #define MAX310X_MODE2_ECHOSUPR_BIT (1 << 7) /* ECHO suppression enable */ | |
131 | ||
132 | /* LCR register bits */ | |
133 | #define MAX310X_LCR_LENGTH0_BIT (1 << 0) /* Word length bit 0 */ | |
134 | #define MAX310X_LCR_LENGTH1_BIT (1 << 1) /* Word length bit 1 | |
135 | * | |
136 | * Word length bits table: | |
137 | * 00 -> 5 bit words | |
138 | * 01 -> 6 bit words | |
139 | * 10 -> 7 bit words | |
140 | * 11 -> 8 bit words | |
141 | */ | |
142 | #define MAX310X_LCR_STOPLEN_BIT (1 << 2) /* STOP length bit | |
143 | * | |
144 | * STOP length bit table: | |
145 | * 0 -> 1 stop bit | |
146 | * 1 -> 1-1.5 stop bits if | |
147 | * word length is 5, | |
148 | * 2 stop bits otherwise | |
149 | */ | |
150 | #define MAX310X_LCR_PARITY_BIT (1 << 3) /* Parity bit enable */ | |
151 | #define MAX310X_LCR_EVENPARITY_BIT (1 << 4) /* Even parity bit enable */ | |
152 | #define MAX310X_LCR_FORCEPARITY_BIT (1 << 5) /* 9-bit multidrop parity */ | |
153 | #define MAX310X_LCR_TXBREAK_BIT (1 << 6) /* TX break enable */ | |
154 | #define MAX310X_LCR_RTS_BIT (1 << 7) /* RTS pin control */ | |
f6544418 AS |
155 | |
156 | /* IRDA register bits */ | |
157 | #define MAX310X_IRDA_IRDAEN_BIT (1 << 0) /* IRDA mode enable */ | |
158 | #define MAX310X_IRDA_SIR_BIT (1 << 1) /* SIR mode enable */ | |
f6544418 AS |
159 | |
160 | /* Flow control trigger level register masks */ | |
161 | #define MAX310X_FLOWLVL_HALT_MASK (0x000f) /* Flow control halt level */ | |
162 | #define MAX310X_FLOWLVL_RES_MASK (0x00f0) /* Flow control resume level */ | |
163 | #define MAX310X_FLOWLVL_HALT(words) ((words / 8) & 0x0f) | |
164 | #define MAX310X_FLOWLVL_RES(words) (((words / 8) & 0x0f) << 4) | |
165 | ||
166 | /* FIFO interrupt trigger level register masks */ | |
167 | #define MAX310X_FIFOTRIGLVL_TX_MASK (0x0f) /* TX FIFO trigger level */ | |
168 | #define MAX310X_FIFOTRIGLVL_RX_MASK (0xf0) /* RX FIFO trigger level */ | |
169 | #define MAX310X_FIFOTRIGLVL_TX(words) ((words / 8) & 0x0f) | |
170 | #define MAX310X_FIFOTRIGLVL_RX(words) (((words / 8) & 0x0f) << 4) | |
171 | ||
172 | /* Flow control register bits */ | |
173 | #define MAX310X_FLOWCTRL_AUTORTS_BIT (1 << 0) /* Auto RTS flow ctrl enable */ | |
174 | #define MAX310X_FLOWCTRL_AUTOCTS_BIT (1 << 1) /* Auto CTS flow ctrl enable */ | |
175 | #define MAX310X_FLOWCTRL_GPIADDR_BIT (1 << 2) /* Enables that GPIO inputs | |
176 | * are used in conjunction with | |
177 | * XOFF2 for definition of | |
178 | * special character */ | |
179 | #define MAX310X_FLOWCTRL_SWFLOWEN_BIT (1 << 3) /* Auto SW flow ctrl enable */ | |
180 | #define MAX310X_FLOWCTRL_SWFLOW0_BIT (1 << 4) /* SWFLOW bit 0 */ | |
181 | #define MAX310X_FLOWCTRL_SWFLOW1_BIT (1 << 5) /* SWFLOW bit 1 | |
182 | * | |
183 | * SWFLOW bits 1 & 0 table: | |
184 | * 00 -> no transmitter flow | |
185 | * control | |
186 | * 01 -> receiver compares | |
187 | * XON2 and XOFF2 | |
188 | * and controls | |
189 | * transmitter | |
190 | * 10 -> receiver compares | |
191 | * XON1 and XOFF1 | |
192 | * and controls | |
193 | * transmitter | |
194 | * 11 -> receiver compares | |
195 | * XON1, XON2, XOFF1 and | |
196 | * XOFF2 and controls | |
197 | * transmitter | |
198 | */ | |
199 | #define MAX310X_FLOWCTRL_SWFLOW2_BIT (1 << 6) /* SWFLOW bit 2 */ | |
200 | #define MAX310X_FLOWCTRL_SWFLOW3_BIT (1 << 7) /* SWFLOW bit 3 | |
201 | * | |
202 | * SWFLOW bits 3 & 2 table: | |
203 | * 00 -> no received flow | |
204 | * control | |
205 | * 01 -> transmitter generates | |
206 | * XON2 and XOFF2 | |
207 | * 10 -> transmitter generates | |
208 | * XON1 and XOFF1 | |
209 | * 11 -> transmitter generates | |
210 | * XON1, XON2, XOFF1 and | |
211 | * XOFF2 | |
212 | */ | |
213 | ||
f6544418 AS |
214 | /* PLL configuration register masks */ |
215 | #define MAX310X_PLLCFG_PREDIV_MASK (0x3f) /* PLL predivision value */ | |
216 | #define MAX310X_PLLCFG_PLLFACTOR_MASK (0xc0) /* PLL multiplication factor */ | |
217 | ||
218 | /* Baud rate generator configuration register bits */ | |
219 | #define MAX310X_BRGCFG_2XMODE_BIT (1 << 4) /* Double baud rate */ | |
220 | #define MAX310X_BRGCFG_4XMODE_BIT (1 << 5) /* Quadruple baud rate */ | |
221 | ||
222 | /* Clock source register bits */ | |
223 | #define MAX310X_CLKSRC_CRYST_BIT (1 << 1) /* Crystal osc enable */ | |
224 | #define MAX310X_CLKSRC_PLL_BIT (1 << 2) /* PLL enable */ | |
225 | #define MAX310X_CLKSRC_PLLBYP_BIT (1 << 3) /* PLL bypass */ | |
226 | #define MAX310X_CLKSRC_EXTCLK_BIT (1 << 4) /* External clock enable */ | |
227 | #define MAX310X_CLKSRC_CLK2RTS_BIT (1 << 7) /* Baud clk to RTS pin */ | |
228 | ||
10d8b34a AS |
229 | /* Global commands */ |
230 | #define MAX310X_EXTREG_ENBL (0xce) | |
231 | #define MAX310X_EXTREG_DSBL (0xcd) | |
232 | ||
f6544418 AS |
233 | /* Misc definitions */ |
234 | #define MAX310X_FIFO_SIZE (128) | |
11652fc7 | 235 | #define MAX310x_REV_MASK (0xf8) |
d584b65c | 236 | #define MAX310X_WRITE_BIT 0x80 |
f6544418 AS |
237 | |
238 | /* MAX3107 specific */ | |
239 | #define MAX3107_REV_ID (0xa0) | |
10d8b34a | 240 | |
21fc509f AS |
241 | /* MAX3109 specific */ |
242 | #define MAX3109_REV_ID (0xc0) | |
243 | ||
003236d9 AS |
244 | /* MAX14830 specific */ |
245 | #define MAX14830_BRGCFG_CLKDIS_BIT (1 << 6) /* Clock Disable */ | |
246 | #define MAX14830_REV_ID (0xb0) | |
247 | ||
10d8b34a AS |
248 | struct max310x_devtype { |
249 | char name[9]; | |
250 | int nr; | |
251 | int (*detect)(struct device *); | |
252 | void (*power)(struct uart_port *, int); | |
f6544418 AS |
253 | }; |
254 | ||
10d8b34a | 255 | struct max310x_one { |
f6544418 | 256 | struct uart_port port; |
10d8b34a | 257 | struct work_struct tx_work; |
e7b8a3ce | 258 | struct work_struct md_work; |
5bdb48b5 | 259 | struct work_struct rs_work; |
10d8b34a | 260 | }; |
f6544418 | 261 | |
10d8b34a | 262 | struct max310x_port { |
10d8b34a AS |
263 | struct max310x_devtype *devtype; |
264 | struct regmap *regmap; | |
10d8b34a | 265 | struct mutex mutex; |
d3a8a252 | 266 | struct clk *clk; |
f6544418 AS |
267 | #ifdef CONFIG_GPIOLIB |
268 | struct gpio_chip gpio; | |
269 | #endif | |
10d8b34a AS |
270 | struct max310x_one p[0]; |
271 | }; | |
f6544418 | 272 | |
6286767a AS |
273 | static struct uart_driver max310x_uart = { |
274 | .owner = THIS_MODULE, | |
275 | .driver_name = MAX310X_NAME, | |
276 | .dev_name = "ttyMAX", | |
277 | .major = MAX310X_MAJOR, | |
278 | .minor = MAX310X_MINOR, | |
78adccac | 279 | .nr = MAX310X_UART_NRMAX, |
6286767a AS |
280 | }; |
281 | ||
78adccac AS |
282 | static DECLARE_BITMAP(max310x_lines, MAX310X_UART_NRMAX); |
283 | ||
10d8b34a AS |
284 | static u8 max310x_port_read(struct uart_port *port, u8 reg) |
285 | { | |
286 | struct max310x_port *s = dev_get_drvdata(port->dev); | |
287 | unsigned int val = 0; | |
f6544418 | 288 | |
10d8b34a | 289 | regmap_read(s->regmap, port->iobase + reg, &val); |
f6544418 | 290 | |
10d8b34a AS |
291 | return val; |
292 | } | |
f6544418 | 293 | |
10d8b34a AS |
294 | static void max310x_port_write(struct uart_port *port, u8 reg, u8 val) |
295 | { | |
296 | struct max310x_port *s = dev_get_drvdata(port->dev); | |
297 | ||
298 | regmap_write(s->regmap, port->iobase + reg, val); | |
299 | } | |
300 | ||
301 | static void max310x_port_update(struct uart_port *port, u8 reg, u8 mask, u8 val) | |
302 | { | |
303 | struct max310x_port *s = dev_get_drvdata(port->dev); | |
304 | ||
305 | regmap_update_bits(s->regmap, port->iobase + reg, mask, val); | |
306 | } | |
307 | ||
308 | static int max3107_detect(struct device *dev) | |
309 | { | |
310 | struct max310x_port *s = dev_get_drvdata(dev); | |
311 | unsigned int val = 0; | |
312 | int ret; | |
313 | ||
314 | ret = regmap_read(s->regmap, MAX310X_REVID_REG, &val); | |
315 | if (ret) | |
316 | return ret; | |
317 | ||
318 | if (((val & MAX310x_REV_MASK) != MAX3107_REV_ID)) { | |
319 | dev_err(dev, | |
320 | "%s ID 0x%02x does not match\n", s->devtype->name, val); | |
321 | return -ENODEV; | |
322 | } | |
323 | ||
324 | return 0; | |
325 | } | |
326 | ||
327 | static int max3108_detect(struct device *dev) | |
328 | { | |
329 | struct max310x_port *s = dev_get_drvdata(dev); | |
330 | unsigned int val = 0; | |
331 | int ret; | |
332 | ||
333 | /* MAX3108 have not REV ID register, we just check default value | |
334 | * from clocksource register to make sure everything works. | |
335 | */ | |
336 | ret = regmap_read(s->regmap, MAX310X_CLKSRC_REG, &val); | |
337 | if (ret) | |
338 | return ret; | |
339 | ||
340 | if (val != (MAX310X_CLKSRC_EXTCLK_BIT | MAX310X_CLKSRC_PLLBYP_BIT)) { | |
341 | dev_err(dev, "%s not present\n", s->devtype->name); | |
342 | return -ENODEV; | |
343 | } | |
344 | ||
345 | return 0; | |
346 | } | |
347 | ||
21fc509f AS |
348 | static int max3109_detect(struct device *dev) |
349 | { | |
350 | struct max310x_port *s = dev_get_drvdata(dev); | |
351 | unsigned int val = 0; | |
352 | int ret; | |
353 | ||
32304d75 GH |
354 | ret = regmap_write(s->regmap, MAX310X_GLOBALCMD_REG, |
355 | MAX310X_EXTREG_ENBL); | |
21fc509f AS |
356 | if (ret) |
357 | return ret; | |
358 | ||
32304d75 GH |
359 | regmap_read(s->regmap, MAX310X_REVID_EXTREG, &val); |
360 | regmap_write(s->regmap, MAX310X_GLOBALCMD_REG, MAX310X_EXTREG_DSBL); | |
21fc509f AS |
361 | if (((val & MAX310x_REV_MASK) != MAX3109_REV_ID)) { |
362 | dev_err(dev, | |
363 | "%s ID 0x%02x does not match\n", s->devtype->name, val); | |
364 | return -ENODEV; | |
365 | } | |
366 | ||
367 | return 0; | |
368 | } | |
369 | ||
10d8b34a AS |
370 | static void max310x_power(struct uart_port *port, int on) |
371 | { | |
372 | max310x_port_update(port, MAX310X_MODE1_REG, | |
373 | MAX310X_MODE1_FORCESLEEP_BIT, | |
374 | on ? 0 : MAX310X_MODE1_FORCESLEEP_BIT); | |
375 | if (on) | |
376 | msleep(50); | |
377 | } | |
378 | ||
003236d9 AS |
379 | static int max14830_detect(struct device *dev) |
380 | { | |
381 | struct max310x_port *s = dev_get_drvdata(dev); | |
382 | unsigned int val = 0; | |
383 | int ret; | |
384 | ||
385 | ret = regmap_write(s->regmap, MAX310X_GLOBALCMD_REG, | |
386 | MAX310X_EXTREG_ENBL); | |
387 | if (ret) | |
388 | return ret; | |
389 | ||
390 | regmap_read(s->regmap, MAX310X_REVID_EXTREG, &val); | |
391 | regmap_write(s->regmap, MAX310X_GLOBALCMD_REG, MAX310X_EXTREG_DSBL); | |
392 | if (((val & MAX310x_REV_MASK) != MAX14830_REV_ID)) { | |
393 | dev_err(dev, | |
394 | "%s ID 0x%02x does not match\n", s->devtype->name, val); | |
395 | return -ENODEV; | |
396 | } | |
397 | ||
398 | return 0; | |
399 | } | |
400 | ||
401 | static void max14830_power(struct uart_port *port, int on) | |
402 | { | |
403 | max310x_port_update(port, MAX310X_BRGCFG_REG, | |
404 | MAX14830_BRGCFG_CLKDIS_BIT, | |
405 | on ? 0 : MAX14830_BRGCFG_CLKDIS_BIT); | |
406 | if (on) | |
407 | msleep(50); | |
408 | } | |
409 | ||
10d8b34a AS |
410 | static const struct max310x_devtype max3107_devtype = { |
411 | .name = "MAX3107", | |
412 | .nr = 1, | |
413 | .detect = max3107_detect, | |
414 | .power = max310x_power, | |
f6544418 AS |
415 | }; |
416 | ||
10d8b34a AS |
417 | static const struct max310x_devtype max3108_devtype = { |
418 | .name = "MAX3108", | |
419 | .nr = 1, | |
420 | .detect = max3108_detect, | |
421 | .power = max310x_power, | |
422 | }; | |
423 | ||
21fc509f AS |
424 | static const struct max310x_devtype max3109_devtype = { |
425 | .name = "MAX3109", | |
426 | .nr = 2, | |
427 | .detect = max3109_detect, | |
428 | .power = max310x_power, | |
429 | }; | |
430 | ||
003236d9 AS |
431 | static const struct max310x_devtype max14830_devtype = { |
432 | .name = "MAX14830", | |
433 | .nr = 4, | |
434 | .detect = max14830_detect, | |
435 | .power = max14830_power, | |
436 | }; | |
437 | ||
10d8b34a | 438 | static bool max310x_reg_writeable(struct device *dev, unsigned int reg) |
f6544418 | 439 | { |
10d8b34a | 440 | switch (reg & 0x1f) { |
f6544418 AS |
441 | case MAX310X_IRQSTS_REG: |
442 | case MAX310X_LSR_IRQSTS_REG: | |
443 | case MAX310X_SPCHR_IRQSTS_REG: | |
444 | case MAX310X_STS_IRQSTS_REG: | |
445 | case MAX310X_TXFIFOLVL_REG: | |
446 | case MAX310X_RXFIFOLVL_REG: | |
f6544418 AS |
447 | return false; |
448 | default: | |
449 | break; | |
450 | } | |
451 | ||
452 | return true; | |
453 | } | |
454 | ||
455 | static bool max310x_reg_volatile(struct device *dev, unsigned int reg) | |
456 | { | |
10d8b34a | 457 | switch (reg & 0x1f) { |
f6544418 AS |
458 | case MAX310X_RHR_REG: |
459 | case MAX310X_IRQSTS_REG: | |
460 | case MAX310X_LSR_IRQSTS_REG: | |
461 | case MAX310X_SPCHR_IRQSTS_REG: | |
462 | case MAX310X_STS_IRQSTS_REG: | |
463 | case MAX310X_TXFIFOLVL_REG: | |
464 | case MAX310X_RXFIFOLVL_REG: | |
465 | case MAX310X_GPIODATA_REG: | |
10d8b34a AS |
466 | case MAX310X_BRGDIVLSB_REG: |
467 | case MAX310X_REG_05: | |
468 | case MAX310X_REG_1F: | |
f6544418 AS |
469 | return true; |
470 | default: | |
471 | break; | |
472 | } | |
473 | ||
474 | return false; | |
475 | } | |
476 | ||
477 | static bool max310x_reg_precious(struct device *dev, unsigned int reg) | |
478 | { | |
10d8b34a | 479 | switch (reg & 0x1f) { |
f6544418 AS |
480 | case MAX310X_RHR_REG: |
481 | case MAX310X_IRQSTS_REG: | |
482 | case MAX310X_SPCHR_IRQSTS_REG: | |
483 | case MAX310X_STS_IRQSTS_REG: | |
484 | return true; | |
485 | default: | |
486 | break; | |
487 | } | |
488 | ||
489 | return false; | |
490 | } | |
491 | ||
e97e1556 | 492 | static int max310x_set_baud(struct uart_port *port, int baud) |
f6544418 | 493 | { |
e97e1556 | 494 | unsigned int mode = 0, clk = port->uartclk, div = clk / baud; |
f6544418 | 495 | |
e97e1556 AS |
496 | /* Check for minimal value for divider */ |
497 | if (div < 16) | |
498 | div = 16; | |
499 | ||
500 | if (clk % baud && (div / 16) < 0x8000) { | |
f6544418 AS |
501 | /* Mode x2 */ |
502 | mode = MAX310X_BRGCFG_2XMODE_BIT; | |
e97e1556 AS |
503 | clk = port->uartclk * 2; |
504 | div = clk / baud; | |
505 | ||
506 | if (clk % baud && (div / 16) < 0x8000) { | |
507 | /* Mode x4 */ | |
508 | mode = MAX310X_BRGCFG_4XMODE_BIT; | |
509 | clk = port->uartclk * 4; | |
510 | div = clk / baud; | |
511 | } | |
f6544418 AS |
512 | } |
513 | ||
10d8b34a AS |
514 | max310x_port_write(port, MAX310X_BRGDIVMSB_REG, (div / 16) >> 8); |
515 | max310x_port_write(port, MAX310X_BRGDIVLSB_REG, div / 16); | |
516 | max310x_port_write(port, MAX310X_BRGCFG_REG, (div % 16) | mode); | |
e97e1556 AS |
517 | |
518 | return DIV_ROUND_CLOSEST(clk, div); | |
f6544418 AS |
519 | } |
520 | ||
9671f099 | 521 | static int max310x_update_best_err(unsigned long f, long *besterr) |
f6544418 AS |
522 | { |
523 | /* Use baudrate 115200 for calculate error */ | |
524 | long err = f % (115200 * 16); | |
525 | ||
526 | if ((*besterr < 0) || (*besterr > err)) { | |
527 | *besterr = err; | |
528 | return 0; | |
529 | } | |
530 | ||
531 | return 1; | |
532 | } | |
533 | ||
d3a8a252 AS |
534 | static int max310x_set_ref_clk(struct max310x_port *s, unsigned long freq, |
535 | bool xtal) | |
f6544418 AS |
536 | { |
537 | unsigned int div, clksrc, pllcfg = 0; | |
538 | long besterr = -1; | |
d3a8a252 | 539 | unsigned long fdiv, fmul, bestfreq = freq; |
f6544418 AS |
540 | |
541 | /* First, update error without PLL */ | |
d3a8a252 | 542 | max310x_update_best_err(freq, &besterr); |
f6544418 AS |
543 | |
544 | /* Try all possible PLL dividers */ | |
545 | for (div = 1; (div <= 63) && besterr; div++) { | |
d3a8a252 | 546 | fdiv = DIV_ROUND_CLOSEST(freq, div); |
f6544418 AS |
547 | |
548 | /* Try multiplier 6 */ | |
549 | fmul = fdiv * 6; | |
550 | if ((fdiv >= 500000) && (fdiv <= 800000)) | |
551 | if (!max310x_update_best_err(fmul, &besterr)) { | |
552 | pllcfg = (0 << 6) | div; | |
553 | bestfreq = fmul; | |
554 | } | |
555 | /* Try multiplier 48 */ | |
556 | fmul = fdiv * 48; | |
557 | if ((fdiv >= 850000) && (fdiv <= 1200000)) | |
558 | if (!max310x_update_best_err(fmul, &besterr)) { | |
559 | pllcfg = (1 << 6) | div; | |
560 | bestfreq = fmul; | |
561 | } | |
562 | /* Try multiplier 96 */ | |
563 | fmul = fdiv * 96; | |
564 | if ((fdiv >= 425000) && (fdiv <= 1000000)) | |
565 | if (!max310x_update_best_err(fmul, &besterr)) { | |
566 | pllcfg = (2 << 6) | div; | |
567 | bestfreq = fmul; | |
568 | } | |
569 | /* Try multiplier 144 */ | |
570 | fmul = fdiv * 144; | |
571 | if ((fdiv >= 390000) && (fdiv <= 667000)) | |
572 | if (!max310x_update_best_err(fmul, &besterr)) { | |
573 | pllcfg = (3 << 6) | div; | |
574 | bestfreq = fmul; | |
575 | } | |
576 | } | |
577 | ||
578 | /* Configure clock source */ | |
d3a8a252 | 579 | clksrc = xtal ? MAX310X_CLKSRC_CRYST_BIT : MAX310X_CLKSRC_EXTCLK_BIT; |
f6544418 AS |
580 | |
581 | /* Configure PLL */ | |
582 | if (pllcfg) { | |
583 | clksrc |= MAX310X_CLKSRC_PLL_BIT; | |
584 | regmap_write(s->regmap, MAX310X_PLLCFG_REG, pllcfg); | |
585 | } else | |
586 | clksrc |= MAX310X_CLKSRC_PLLBYP_BIT; | |
587 | ||
588 | regmap_write(s->regmap, MAX310X_CLKSRC_REG, clksrc); | |
589 | ||
10d8b34a | 590 | /* Wait for crystal */ |
d3a8a252 | 591 | if (pllcfg && xtal) |
10d8b34a | 592 | msleep(10); |
f6544418 AS |
593 | |
594 | return (int)bestfreq; | |
595 | } | |
596 | ||
d584b65c JK |
597 | static void max310x_batch_write(struct uart_port *port, u8 *txbuf, unsigned int len) |
598 | { | |
599 | u8 header[] = { (port->iobase + MAX310X_THR_REG) | MAX310X_WRITE_BIT }; | |
600 | struct spi_transfer xfer[] = { | |
601 | { | |
602 | .tx_buf = &header, | |
603 | .len = sizeof(header), | |
604 | }, { | |
605 | .tx_buf = txbuf, | |
606 | .len = len, | |
607 | } | |
608 | }; | |
609 | spi_sync_transfer(to_spi_device(port->dev), xfer, ARRAY_SIZE(xfer)); | |
610 | } | |
611 | ||
2b4bac48 | 612 | static void max310x_batch_read(struct uart_port *port, u8 *rxbuf, unsigned int len) |
f6544418 | 613 | { |
2b4bac48 JK |
614 | u8 header[] = { port->iobase + MAX310X_RHR_REG }; |
615 | struct spi_transfer xfer[] = { | |
616 | { | |
617 | .tx_buf = &header, | |
618 | .len = sizeof(header), | |
619 | }, { | |
620 | .rx_buf = rxbuf, | |
621 | .len = len, | |
622 | } | |
623 | }; | |
624 | spi_sync_transfer(to_spi_device(port->dev), xfer, ARRAY_SIZE(xfer)); | |
625 | } | |
f6544418 | 626 | |
2b4bac48 JK |
627 | static void max310x_handle_rx(struct uart_port *port, unsigned int rxlen) |
628 | { | |
629 | unsigned int sts, ch, flag, i; | |
630 | u8 buf[MAX310X_FIFO_SIZE]; | |
631 | ||
632 | if (port->read_status_mask == MAX310X_LSR_RXOVR_BIT) { | |
633 | /* We are just reading, happily ignoring any error conditions. | |
634 | * Break condition, parity checking, framing errors -- they | |
635 | * are all ignored. That means that we can do a batch-read. | |
636 | * | |
637 | * There is a small opportunity for race if the RX FIFO | |
638 | * overruns while we're reading the buffer; the datasheets says | |
639 | * that the LSR register applies to the "current" character. | |
640 | * That's also the reason why we cannot do batched reads when | |
641 | * asked to check the individual statuses. | |
642 | * */ | |
f6544418 | 643 | |
10d8b34a | 644 | sts = max310x_port_read(port, MAX310X_LSR_IRQSTS_REG); |
2b4bac48 | 645 | max310x_batch_read(port, buf, rxlen); |
f6544418 | 646 | |
2b4bac48 | 647 | port->icount.rx += rxlen; |
f6544418 | 648 | flag = TTY_NORMAL; |
2b4bac48 | 649 | sts &= port->read_status_mask; |
f6544418 | 650 | |
2b4bac48 JK |
651 | if (sts & MAX310X_LSR_RXOVR_BIT) { |
652 | dev_warn_ratelimited(port->dev, "Hardware RX FIFO overrun\n"); | |
653 | port->icount.overrun++; | |
f6544418 AS |
654 | } |
655 | ||
2b4bac48 JK |
656 | for (i = 0; i < rxlen; ++i) { |
657 | uart_insert_char(port, sts, MAX310X_LSR_RXOVR_BIT, buf[i], flag); | |
658 | } | |
f6544418 | 659 | |
2b4bac48 JK |
660 | } else { |
661 | if (unlikely(rxlen >= port->fifosize)) { | |
662 | dev_warn_ratelimited(port->dev, "Possible RX FIFO overrun\n"); | |
663 | port->icount.buf_overrun++; | |
664 | /* Ensure sanity of RX level */ | |
665 | rxlen = port->fifosize; | |
666 | } | |
f6544418 | 667 | |
2b4bac48 JK |
668 | while (rxlen--) { |
669 | ch = max310x_port_read(port, MAX310X_RHR_REG); | |
670 | sts = max310x_port_read(port, MAX310X_LSR_IRQSTS_REG); | |
671 | ||
672 | sts &= MAX310X_LSR_RXPAR_BIT | MAX310X_LSR_FRERR_BIT | | |
673 | MAX310X_LSR_RXOVR_BIT | MAX310X_LSR_RXBRK_BIT; | |
674 | ||
675 | port->icount.rx++; | |
676 | flag = TTY_NORMAL; | |
677 | ||
678 | if (unlikely(sts)) { | |
679 | if (sts & MAX310X_LSR_RXBRK_BIT) { | |
680 | port->icount.brk++; | |
681 | if (uart_handle_break(port)) | |
682 | continue; | |
683 | } else if (sts & MAX310X_LSR_RXPAR_BIT) | |
684 | port->icount.parity++; | |
685 | else if (sts & MAX310X_LSR_FRERR_BIT) | |
686 | port->icount.frame++; | |
687 | else if (sts & MAX310X_LSR_RXOVR_BIT) | |
688 | port->icount.overrun++; | |
689 | ||
690 | sts &= port->read_status_mask; | |
691 | if (sts & MAX310X_LSR_RXBRK_BIT) | |
692 | flag = TTY_BREAK; | |
693 | else if (sts & MAX310X_LSR_RXPAR_BIT) | |
694 | flag = TTY_PARITY; | |
695 | else if (sts & MAX310X_LSR_FRERR_BIT) | |
696 | flag = TTY_FRAME; | |
697 | else if (sts & MAX310X_LSR_RXOVR_BIT) | |
698 | flag = TTY_OVERRUN; | |
699 | } | |
700 | ||
701 | if (uart_handle_sysrq_char(port, ch)) | |
702 | continue; | |
703 | ||
704 | if (sts & port->ignore_status_mask) | |
705 | continue; | |
706 | ||
707 | uart_insert_char(port, sts, MAX310X_LSR_RXOVR_BIT, ch, flag); | |
708 | } | |
f6544418 AS |
709 | } |
710 | ||
10d8b34a | 711 | tty_flip_buffer_push(&port->state->port); |
f6544418 AS |
712 | } |
713 | ||
10d8b34a | 714 | static void max310x_handle_tx(struct uart_port *port) |
f6544418 | 715 | { |
10d8b34a | 716 | struct circ_buf *xmit = &port->state->xmit; |
d584b65c | 717 | unsigned int txlen, to_send, until_end; |
f6544418 | 718 | |
10d8b34a AS |
719 | if (unlikely(port->x_char)) { |
720 | max310x_port_write(port, MAX310X_THR_REG, port->x_char); | |
721 | port->icount.tx++; | |
722 | port->x_char = 0; | |
f6544418 AS |
723 | return; |
724 | } | |
725 | ||
10d8b34a | 726 | if (uart_circ_empty(xmit) || uart_tx_stopped(port)) |
f6544418 AS |
727 | return; |
728 | ||
729 | /* Get length of data pending in circular buffer */ | |
730 | to_send = uart_circ_chars_pending(xmit); | |
d584b65c | 731 | until_end = CIRC_CNT_TO_END(xmit->head, xmit->tail, UART_XMIT_SIZE); |
f6544418 AS |
732 | if (likely(to_send)) { |
733 | /* Limit to size of TX FIFO */ | |
10d8b34a AS |
734 | txlen = max310x_port_read(port, MAX310X_TXFIFOLVL_REG); |
735 | txlen = port->fifosize - txlen; | |
f6544418 AS |
736 | to_send = (to_send > txlen) ? txlen : to_send; |
737 | ||
d584b65c JK |
738 | if (until_end < to_send) { |
739 | /* It's a circ buffer -- wrap around. | |
740 | * We could do that in one SPI transaction, but meh. */ | |
741 | max310x_batch_write(port, xmit->buf + xmit->tail, until_end); | |
742 | max310x_batch_write(port, xmit->buf, to_send - until_end); | |
743 | } else { | |
744 | max310x_batch_write(port, xmit->buf + xmit->tail, to_send); | |
745 | } | |
746 | ||
f6544418 | 747 | /* Add data to send */ |
10d8b34a | 748 | port->icount.tx += to_send; |
d584b65c | 749 | xmit->tail = (xmit->tail + to_send) & (UART_XMIT_SIZE - 1); |
f6544418 AS |
750 | } |
751 | ||
752 | if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS) | |
10d8b34a | 753 | uart_write_wakeup(port); |
f6544418 AS |
754 | } |
755 | ||
22587612 JK |
756 | static void max310x_start_tx(struct uart_port *port) |
757 | { | |
758 | struct max310x_one *one = container_of(port, struct max310x_one, port); | |
759 | ||
760 | if (!work_pending(&one->tx_work)) | |
761 | schedule_work(&one->tx_work); | |
762 | } | |
763 | ||
78be70c8 | 764 | static irqreturn_t max310x_port_irq(struct max310x_port *s, int portno) |
f6544418 | 765 | { |
10d8b34a | 766 | struct uart_port *port = &s->p[portno].port; |
78be70c8 | 767 | irqreturn_t res = IRQ_NONE; |
f6544418 | 768 | |
10d8b34a AS |
769 | do { |
770 | unsigned int ists, lsr, rxlen; | |
f6544418 | 771 | |
f6544418 | 772 | /* Read IRQ status & RX FIFO level */ |
10d8b34a AS |
773 | ists = max310x_port_read(port, MAX310X_IRQSTS_REG); |
774 | rxlen = max310x_port_read(port, MAX310X_RXFIFOLVL_REG); | |
775 | if (!ists && !rxlen) | |
f6544418 AS |
776 | break; |
777 | ||
78be70c8 JK |
778 | res = IRQ_HANDLED; |
779 | ||
10d8b34a AS |
780 | if (ists & MAX310X_IRQ_CTS_BIT) { |
781 | lsr = max310x_port_read(port, MAX310X_LSR_IRQSTS_REG); | |
782 | uart_handle_cts_change(port, | |
f6544418 | 783 | !!(lsr & MAX310X_LSR_CTS_BIT)); |
10d8b34a AS |
784 | } |
785 | if (rxlen) | |
786 | max310x_handle_rx(port, rxlen); | |
22587612 JK |
787 | if (ists & MAX310X_IRQ_TXEMPTY_BIT) |
788 | max310x_start_tx(port); | |
10d8b34a | 789 | } while (1); |
78be70c8 | 790 | return res; |
10d8b34a | 791 | } |
f6544418 | 792 | |
10d8b34a AS |
793 | static irqreturn_t max310x_ist(int irq, void *dev_id) |
794 | { | |
795 | struct max310x_port *s = (struct max310x_port *)dev_id; | |
78be70c8 | 796 | bool handled = false; |
10d8b34a | 797 | |
6286767a | 798 | if (s->devtype->nr > 1) { |
10d8b34a AS |
799 | do { |
800 | unsigned int val = ~0; | |
801 | ||
802 | WARN_ON_ONCE(regmap_read(s->regmap, | |
803 | MAX310X_GLOBALIRQ_REG, &val)); | |
6286767a | 804 | val = ((1 << s->devtype->nr) - 1) & ~val; |
10d8b34a AS |
805 | if (!val) |
806 | break; | |
78be70c8 JK |
807 | if (max310x_port_irq(s, fls(val) - 1) == IRQ_HANDLED) |
808 | handled = true; | |
10d8b34a | 809 | } while (1); |
78be70c8 JK |
810 | } else { |
811 | if (max310x_port_irq(s, 0) == IRQ_HANDLED) | |
812 | handled = true; | |
813 | } | |
f6544418 | 814 | |
78be70c8 | 815 | return IRQ_RETVAL(handled); |
f6544418 AS |
816 | } |
817 | ||
818 | static void max310x_wq_proc(struct work_struct *ws) | |
819 | { | |
10d8b34a AS |
820 | struct max310x_one *one = container_of(ws, struct max310x_one, tx_work); |
821 | struct max310x_port *s = dev_get_drvdata(one->port.dev); | |
f6544418 | 822 | |
10d8b34a AS |
823 | mutex_lock(&s->mutex); |
824 | max310x_handle_tx(&one->port); | |
825 | mutex_unlock(&s->mutex); | |
f6544418 AS |
826 | } |
827 | ||
f6544418 AS |
828 | static unsigned int max310x_tx_empty(struct uart_port *port) |
829 | { | |
10d8b34a | 830 | unsigned int lvl, sts; |
f6544418 | 831 | |
10d8b34a AS |
832 | lvl = max310x_port_read(port, MAX310X_TXFIFOLVL_REG); |
833 | sts = max310x_port_read(port, MAX310X_IRQSTS_REG); | |
f6544418 | 834 | |
10d8b34a | 835 | return ((sts & MAX310X_IRQ_TXEMPTY_BIT) && !lvl) ? TIOCSER_TEMT : 0; |
f6544418 AS |
836 | } |
837 | ||
838 | static unsigned int max310x_get_mctrl(struct uart_port *port) | |
839 | { | |
840 | /* DCD and DSR are not wired and CTS/RTS is handled automatically | |
841 | * so just indicate DSR and CAR asserted | |
842 | */ | |
843 | return TIOCM_DSR | TIOCM_CAR; | |
844 | } | |
845 | ||
e7b8a3ce AS |
846 | static void max310x_md_proc(struct work_struct *ws) |
847 | { | |
848 | struct max310x_one *one = container_of(ws, struct max310x_one, md_work); | |
849 | ||
850 | max310x_port_update(&one->port, MAX310X_MODE2_REG, | |
851 | MAX310X_MODE2_LOOPBACK_BIT, | |
852 | (one->port.mctrl & TIOCM_LOOP) ? | |
853 | MAX310X_MODE2_LOOPBACK_BIT : 0); | |
854 | } | |
855 | ||
f6544418 AS |
856 | static void max310x_set_mctrl(struct uart_port *port, unsigned int mctrl) |
857 | { | |
e7b8a3ce AS |
858 | struct max310x_one *one = container_of(port, struct max310x_one, port); |
859 | ||
860 | schedule_work(&one->md_work); | |
f6544418 AS |
861 | } |
862 | ||
863 | static void max310x_break_ctl(struct uart_port *port, int break_state) | |
864 | { | |
10d8b34a AS |
865 | max310x_port_update(port, MAX310X_LCR_REG, |
866 | MAX310X_LCR_TXBREAK_BIT, | |
867 | break_state ? MAX310X_LCR_TXBREAK_BIT : 0); | |
f6544418 AS |
868 | } |
869 | ||
870 | static void max310x_set_termios(struct uart_port *port, | |
871 | struct ktermios *termios, | |
872 | struct ktermios *old) | |
873 | { | |
e940e817 | 874 | unsigned int lcr = 0, flow = 0; |
f6544418 AS |
875 | int baud; |
876 | ||
f6544418 AS |
877 | /* Mask termios capabilities we don't support */ |
878 | termios->c_cflag &= ~CMSPAR; | |
f6544418 AS |
879 | |
880 | /* Word size */ | |
881 | switch (termios->c_cflag & CSIZE) { | |
882 | case CS5: | |
f6544418 AS |
883 | break; |
884 | case CS6: | |
e940e817 | 885 | lcr = MAX310X_LCR_LENGTH0_BIT; |
f6544418 AS |
886 | break; |
887 | case CS7: | |
e940e817 | 888 | lcr = MAX310X_LCR_LENGTH1_BIT; |
f6544418 AS |
889 | break; |
890 | case CS8: | |
891 | default: | |
e940e817 | 892 | lcr = MAX310X_LCR_LENGTH1_BIT | MAX310X_LCR_LENGTH0_BIT; |
f6544418 AS |
893 | break; |
894 | } | |
895 | ||
896 | /* Parity */ | |
897 | if (termios->c_cflag & PARENB) { | |
898 | lcr |= MAX310X_LCR_PARITY_BIT; | |
899 | if (!(termios->c_cflag & PARODD)) | |
900 | lcr |= MAX310X_LCR_EVENPARITY_BIT; | |
901 | } | |
902 | ||
903 | /* Stop bits */ | |
904 | if (termios->c_cflag & CSTOPB) | |
905 | lcr |= MAX310X_LCR_STOPLEN_BIT; /* 2 stops */ | |
906 | ||
907 | /* Update LCR register */ | |
10d8b34a | 908 | max310x_port_write(port, MAX310X_LCR_REG, lcr); |
f6544418 AS |
909 | |
910 | /* Set read status mask */ | |
911 | port->read_status_mask = MAX310X_LSR_RXOVR_BIT; | |
912 | if (termios->c_iflag & INPCK) | |
913 | port->read_status_mask |= MAX310X_LSR_RXPAR_BIT | | |
914 | MAX310X_LSR_FRERR_BIT; | |
ef8b9ddc | 915 | if (termios->c_iflag & (IGNBRK | BRKINT | PARMRK)) |
f6544418 AS |
916 | port->read_status_mask |= MAX310X_LSR_RXBRK_BIT; |
917 | ||
918 | /* Set status ignore mask */ | |
919 | port->ignore_status_mask = 0; | |
920 | if (termios->c_iflag & IGNBRK) | |
921 | port->ignore_status_mask |= MAX310X_LSR_RXBRK_BIT; | |
922 | if (!(termios->c_cflag & CREAD)) | |
923 | port->ignore_status_mask |= MAX310X_LSR_RXPAR_BIT | | |
924 | MAX310X_LSR_RXOVR_BIT | | |
925 | MAX310X_LSR_FRERR_BIT | | |
926 | MAX310X_LSR_RXBRK_BIT; | |
927 | ||
928 | /* Configure flow control */ | |
10d8b34a AS |
929 | max310x_port_write(port, MAX310X_XON1_REG, termios->c_cc[VSTART]); |
930 | max310x_port_write(port, MAX310X_XOFF1_REG, termios->c_cc[VSTOP]); | |
f6544418 AS |
931 | if (termios->c_cflag & CRTSCTS) |
932 | flow |= MAX310X_FLOWCTRL_AUTOCTS_BIT | | |
933 | MAX310X_FLOWCTRL_AUTORTS_BIT; | |
934 | if (termios->c_iflag & IXON) | |
935 | flow |= MAX310X_FLOWCTRL_SWFLOW3_BIT | | |
936 | MAX310X_FLOWCTRL_SWFLOWEN_BIT; | |
937 | if (termios->c_iflag & IXOFF) | |
938 | flow |= MAX310X_FLOWCTRL_SWFLOW1_BIT | | |
939 | MAX310X_FLOWCTRL_SWFLOWEN_BIT; | |
10d8b34a | 940 | max310x_port_write(port, MAX310X_FLOWCTRL_REG, flow); |
f6544418 AS |
941 | |
942 | /* Get baud rate generator configuration */ | |
943 | baud = uart_get_baud_rate(port, termios, old, | |
944 | port->uartclk / 16 / 0xffff, | |
945 | port->uartclk / 4); | |
946 | ||
947 | /* Setup baudrate generator */ | |
e97e1556 | 948 | baud = max310x_set_baud(port, baud); |
f6544418 AS |
949 | |
950 | /* Update timeout according to new baud rate */ | |
951 | uart_update_timeout(port, termios->c_cflag, baud); | |
f6544418 AS |
952 | } |
953 | ||
5bdb48b5 | 954 | static void max310x_rs_proc(struct work_struct *ws) |
55367c62 | 955 | { |
5bdb48b5 | 956 | struct max310x_one *one = container_of(ws, struct max310x_one, rs_work); |
55367c62 AS |
957 | unsigned int val; |
958 | ||
5bdb48b5 AS |
959 | val = (one->port.rs485.delay_rts_before_send << 4) | |
960 | one->port.rs485.delay_rts_after_send; | |
961 | max310x_port_write(&one->port, MAX310X_HDPIXDELAY_REG, val); | |
c267d679 | 962 | |
5bdb48b5 AS |
963 | if (one->port.rs485.flags & SER_RS485_ENABLED) { |
964 | max310x_port_update(&one->port, MAX310X_MODE1_REG, | |
c267d679 RRD |
965 | MAX310X_MODE1_TRNSCVCTRL_BIT, |
966 | MAX310X_MODE1_TRNSCVCTRL_BIT); | |
5bdb48b5 | 967 | max310x_port_update(&one->port, MAX310X_MODE2_REG, |
c267d679 RRD |
968 | MAX310X_MODE2_ECHOSUPR_BIT, |
969 | MAX310X_MODE2_ECHOSUPR_BIT); | |
970 | } else { | |
5bdb48b5 | 971 | max310x_port_update(&one->port, MAX310X_MODE1_REG, |
c267d679 | 972 | MAX310X_MODE1_TRNSCVCTRL_BIT, 0); |
5bdb48b5 | 973 | max310x_port_update(&one->port, MAX310X_MODE2_REG, |
c267d679 | 974 | MAX310X_MODE2_ECHOSUPR_BIT, 0); |
55367c62 | 975 | } |
5bdb48b5 AS |
976 | } |
977 | ||
978 | static int max310x_rs485_config(struct uart_port *port, | |
979 | struct serial_rs485 *rs485) | |
980 | { | |
981 | struct max310x_one *one = container_of(port, struct max310x_one, port); | |
982 | ||
983 | if ((rs485->delay_rts_before_send > 0x0f) || | |
984 | (rs485->delay_rts_after_send > 0x0f)) | |
985 | return -ERANGE; | |
55367c62 | 986 | |
c267d679 RRD |
987 | rs485->flags &= SER_RS485_RTS_ON_SEND | SER_RS485_ENABLED; |
988 | memset(rs485->padding, 0, sizeof(rs485->padding)); | |
989 | port->rs485 = *rs485; | |
990 | ||
5bdb48b5 AS |
991 | schedule_work(&one->rs_work); |
992 | ||
c267d679 | 993 | return 0; |
55367c62 AS |
994 | } |
995 | ||
f6544418 AS |
996 | static int max310x_startup(struct uart_port *port) |
997 | { | |
10d8b34a | 998 | struct max310x_port *s = dev_get_drvdata(port->dev); |
55367c62 | 999 | unsigned int val; |
f6544418 | 1000 | |
10d8b34a | 1001 | s->devtype->power(port, 1); |
f6544418 | 1002 | |
f6544418 | 1003 | /* Configure MODE1 register */ |
10d8b34a | 1004 | max310x_port_update(port, MAX310X_MODE1_REG, |
55367c62 | 1005 | MAX310X_MODE1_TRNSCVCTRL_BIT, 0); |
f6544418 | 1006 | |
55367c62 AS |
1007 | /* Configure MODE2 register & Reset FIFOs*/ |
1008 | val = MAX310X_MODE2_RXEMPTINV_BIT | MAX310X_MODE2_FIFORST_BIT; | |
10d8b34a AS |
1009 | max310x_port_write(port, MAX310X_MODE2_REG, val); |
1010 | max310x_port_update(port, MAX310X_MODE2_REG, | |
1011 | MAX310X_MODE2_FIFORST_BIT, 0); | |
f6544418 AS |
1012 | |
1013 | /* Configure flow control levels */ | |
1014 | /* Flow control halt level 96, resume level 48 */ | |
10d8b34a AS |
1015 | max310x_port_write(port, MAX310X_FLOWLVL_REG, |
1016 | MAX310X_FLOWLVL_RES(48) | MAX310X_FLOWLVL_HALT(96)); | |
f6544418 | 1017 | |
10d8b34a AS |
1018 | /* Clear IRQ status register */ |
1019 | max310x_port_read(port, MAX310X_IRQSTS_REG); | |
f6544418 | 1020 | |
10d8b34a AS |
1021 | /* Enable RX, TX, CTS change interrupts */ |
1022 | val = MAX310X_IRQ_RXEMPTY_BIT | MAX310X_IRQ_TXEMPTY_BIT; | |
1023 | max310x_port_write(port, MAX310X_IRQEN_REG, val | MAX310X_IRQ_CTS_BIT); | |
f6544418 AS |
1024 | |
1025 | return 0; | |
1026 | } | |
1027 | ||
1028 | static void max310x_shutdown(struct uart_port *port) | |
1029 | { | |
10d8b34a | 1030 | struct max310x_port *s = dev_get_drvdata(port->dev); |
f6544418 AS |
1031 | |
1032 | /* Disable all interrupts */ | |
10d8b34a | 1033 | max310x_port_write(port, MAX310X_IRQEN_REG, 0); |
f6544418 | 1034 | |
10d8b34a | 1035 | s->devtype->power(port, 0); |
f6544418 AS |
1036 | } |
1037 | ||
1038 | static const char *max310x_type(struct uart_port *port) | |
1039 | { | |
10d8b34a | 1040 | struct max310x_port *s = dev_get_drvdata(port->dev); |
f6544418 | 1041 | |
10d8b34a | 1042 | return (port->type == PORT_MAX310X) ? s->devtype->name : NULL; |
f6544418 AS |
1043 | } |
1044 | ||
1045 | static int max310x_request_port(struct uart_port *port) | |
1046 | { | |
1047 | /* Do nothing */ | |
1048 | return 0; | |
1049 | } | |
1050 | ||
f6544418 AS |
1051 | static void max310x_config_port(struct uart_port *port, int flags) |
1052 | { | |
1053 | if (flags & UART_CONFIG_TYPE) | |
1054 | port->type = PORT_MAX310X; | |
1055 | } | |
1056 | ||
10d8b34a | 1057 | static int max310x_verify_port(struct uart_port *port, struct serial_struct *s) |
f6544418 | 1058 | { |
10d8b34a AS |
1059 | if ((s->type != PORT_UNKNOWN) && (s->type != PORT_MAX310X)) |
1060 | return -EINVAL; | |
1061 | if (s->irq != port->irq) | |
1062 | return -EINVAL; | |
f6544418 | 1063 | |
10d8b34a | 1064 | return 0; |
f6544418 AS |
1065 | } |
1066 | ||
10d8b34a AS |
1067 | static void max310x_null_void(struct uart_port *port) |
1068 | { | |
1069 | /* Do nothing */ | |
1070 | } | |
1071 | ||
1072 | static const struct uart_ops max310x_ops = { | |
f6544418 AS |
1073 | .tx_empty = max310x_tx_empty, |
1074 | .set_mctrl = max310x_set_mctrl, | |
1075 | .get_mctrl = max310x_get_mctrl, | |
10d8b34a | 1076 | .stop_tx = max310x_null_void, |
f6544418 | 1077 | .start_tx = max310x_start_tx, |
10d8b34a | 1078 | .stop_rx = max310x_null_void, |
f6544418 AS |
1079 | .break_ctl = max310x_break_ctl, |
1080 | .startup = max310x_startup, | |
1081 | .shutdown = max310x_shutdown, | |
1082 | .set_termios = max310x_set_termios, | |
1083 | .type = max310x_type, | |
1084 | .request_port = max310x_request_port, | |
10d8b34a | 1085 | .release_port = max310x_null_void, |
f6544418 AS |
1086 | .config_port = max310x_config_port, |
1087 | .verify_port = max310x_verify_port, | |
1088 | }; | |
1089 | ||
c2978296 | 1090 | static int __maybe_unused max310x_suspend(struct device *dev) |
f6544418 | 1091 | { |
c2978296 | 1092 | struct max310x_port *s = dev_get_drvdata(dev); |
10d8b34a | 1093 | int i; |
f6544418 | 1094 | |
6286767a AS |
1095 | for (i = 0; i < s->devtype->nr; i++) { |
1096 | uart_suspend_port(&max310x_uart, &s->p[i].port); | |
10d8b34a AS |
1097 | s->devtype->power(&s->p[i].port, 0); |
1098 | } | |
f6544418 | 1099 | |
10d8b34a | 1100 | return 0; |
f6544418 AS |
1101 | } |
1102 | ||
c2978296 | 1103 | static int __maybe_unused max310x_resume(struct device *dev) |
f6544418 | 1104 | { |
c2978296 | 1105 | struct max310x_port *s = dev_get_drvdata(dev); |
10d8b34a | 1106 | int i; |
f6544418 | 1107 | |
6286767a | 1108 | for (i = 0; i < s->devtype->nr; i++) { |
10d8b34a | 1109 | s->devtype->power(&s->p[i].port, 1); |
6286767a | 1110 | uart_resume_port(&max310x_uart, &s->p[i].port); |
10d8b34a | 1111 | } |
f6544418 | 1112 | |
10d8b34a | 1113 | return 0; |
f6544418 AS |
1114 | } |
1115 | ||
27027a70 AS |
1116 | static SIMPLE_DEV_PM_OPS(max310x_pm_ops, max310x_suspend, max310x_resume); |
1117 | ||
f6544418 AS |
1118 | #ifdef CONFIG_GPIOLIB |
1119 | static int max310x_gpio_get(struct gpio_chip *chip, unsigned offset) | |
1120 | { | |
10d8b34a | 1121 | unsigned int val; |
a00d60a0 | 1122 | struct max310x_port *s = gpiochip_get_data(chip); |
10d8b34a | 1123 | struct uart_port *port = &s->p[offset / 4].port; |
f6544418 | 1124 | |
10d8b34a | 1125 | val = max310x_port_read(port, MAX310X_GPIODATA_REG); |
f6544418 | 1126 | |
10d8b34a | 1127 | return !!((val >> 4) & (1 << (offset % 4))); |
f6544418 AS |
1128 | } |
1129 | ||
1130 | static void max310x_gpio_set(struct gpio_chip *chip, unsigned offset, int value) | |
1131 | { | |
a00d60a0 | 1132 | struct max310x_port *s = gpiochip_get_data(chip); |
10d8b34a | 1133 | struct uart_port *port = &s->p[offset / 4].port; |
f6544418 | 1134 | |
10d8b34a AS |
1135 | max310x_port_update(port, MAX310X_GPIODATA_REG, 1 << (offset % 4), |
1136 | value ? 1 << (offset % 4) : 0); | |
f6544418 AS |
1137 | } |
1138 | ||
1139 | static int max310x_gpio_direction_input(struct gpio_chip *chip, unsigned offset) | |
1140 | { | |
a00d60a0 | 1141 | struct max310x_port *s = gpiochip_get_data(chip); |
10d8b34a | 1142 | struct uart_port *port = &s->p[offset / 4].port; |
f6544418 | 1143 | |
10d8b34a | 1144 | max310x_port_update(port, MAX310X_GPIOCFG_REG, 1 << (offset % 4), 0); |
f6544418 AS |
1145 | |
1146 | return 0; | |
1147 | } | |
1148 | ||
1149 | static int max310x_gpio_direction_output(struct gpio_chip *chip, | |
1150 | unsigned offset, int value) | |
1151 | { | |
a00d60a0 | 1152 | struct max310x_port *s = gpiochip_get_data(chip); |
10d8b34a | 1153 | struct uart_port *port = &s->p[offset / 4].port; |
f6544418 | 1154 | |
10d8b34a AS |
1155 | max310x_port_update(port, MAX310X_GPIODATA_REG, 1 << (offset % 4), |
1156 | value ? 1 << (offset % 4) : 0); | |
1157 | max310x_port_update(port, MAX310X_GPIOCFG_REG, 1 << (offset % 4), | |
1158 | 1 << (offset % 4)); | |
f6544418 AS |
1159 | |
1160 | return 0; | |
1161 | } | |
e397824b JK |
1162 | |
1163 | static int max310x_gpio_set_config(struct gpio_chip *chip, unsigned int offset, | |
1164 | unsigned long config) | |
1165 | { | |
1166 | struct max310x_port *s = gpiochip_get_data(chip); | |
1167 | struct uart_port *port = &s->p[offset / 4].port; | |
1168 | ||
1169 | switch (pinconf_to_config_param(config)) { | |
1170 | case PIN_CONFIG_DRIVE_OPEN_DRAIN: | |
1171 | max310x_port_update(port, MAX310X_GPIOCFG_REG, | |
1172 | 1 << ((offset % 4) + 4), | |
1173 | 1 << ((offset % 4) + 4)); | |
1174 | return 0; | |
1175 | case PIN_CONFIG_DRIVE_PUSH_PULL: | |
1176 | max310x_port_update(port, MAX310X_GPIOCFG_REG, | |
1177 | 1 << ((offset % 4) + 4), 0); | |
1178 | return 0; | |
1179 | default: | |
1180 | return -ENOTSUPP; | |
1181 | } | |
1182 | } | |
f6544418 AS |
1183 | #endif |
1184 | ||
27027a70 | 1185 | static int max310x_probe(struct device *dev, struct max310x_devtype *devtype, |
bceb4839 | 1186 | struct regmap *regmap, int irq) |
f6544418 | 1187 | { |
d3a8a252 AS |
1188 | int i, ret, fmin, fmax, freq, uartclk; |
1189 | struct clk *clk_osc, *clk_xtal; | |
1190 | struct max310x_port *s; | |
1191 | bool xtal = false; | |
f6544418 | 1192 | |
27027a70 AS |
1193 | if (IS_ERR(regmap)) |
1194 | return PTR_ERR(regmap); | |
1195 | ||
f6544418 | 1196 | /* Alloc port structure */ |
10d8b34a AS |
1197 | s = devm_kzalloc(dev, sizeof(*s) + |
1198 | sizeof(struct max310x_one) * devtype->nr, GFP_KERNEL); | |
f6544418 AS |
1199 | if (!s) { |
1200 | dev_err(dev, "Error allocating port structure\n"); | |
1201 | return -ENOMEM; | |
1202 | } | |
f6544418 | 1203 | |
d3a8a252 AS |
1204 | clk_osc = devm_clk_get(dev, "osc"); |
1205 | clk_xtal = devm_clk_get(dev, "xtal"); | |
1206 | if (!IS_ERR(clk_osc)) { | |
1207 | s->clk = clk_osc; | |
1208 | fmin = 500000; | |
1209 | fmax = 35000000; | |
1210 | } else if (!IS_ERR(clk_xtal)) { | |
1211 | s->clk = clk_xtal; | |
1212 | fmin = 1000000; | |
1213 | fmax = 4000000; | |
1214 | xtal = true; | |
1215 | } else if (PTR_ERR(clk_osc) == -EPROBE_DEFER || | |
1216 | PTR_ERR(clk_xtal) == -EPROBE_DEFER) { | |
1217 | return -EPROBE_DEFER; | |
1218 | } else { | |
1219 | dev_err(dev, "Cannot get clock\n"); | |
1220 | return -EINVAL; | |
1221 | } | |
1222 | ||
1223 | ret = clk_prepare_enable(s->clk); | |
1224 | if (ret) | |
1225 | return ret; | |
1226 | ||
1227 | freq = clk_get_rate(s->clk); | |
1228 | /* Check frequency limits */ | |
1229 | if (freq < fmin || freq > fmax) { | |
1230 | ret = -ERANGE; | |
1231 | goto out_clk; | |
1232 | } | |
f6544418 | 1233 | |
27027a70 | 1234 | s->regmap = regmap; |
10d8b34a AS |
1235 | s->devtype = devtype; |
1236 | dev_set_drvdata(dev, s); | |
f6544418 | 1237 | |
10d8b34a AS |
1238 | /* Check device to ensure we are talking to what we expect */ |
1239 | ret = devtype->detect(dev); | |
1240 | if (ret) | |
d3a8a252 | 1241 | goto out_clk; |
10d8b34a AS |
1242 | |
1243 | for (i = 0; i < devtype->nr; i++) { | |
1244 | unsigned int offs = i << 5; | |
1245 | ||
1246 | /* Reset port */ | |
1247 | regmap_write(s->regmap, MAX310X_MODE2_REG + offs, | |
1248 | MAX310X_MODE2_RST_BIT); | |
1249 | /* Clear port reset */ | |
1250 | regmap_write(s->regmap, MAX310X_MODE2_REG + offs, 0); | |
1251 | ||
1252 | /* Wait for port startup */ | |
1253 | do { | |
1254 | regmap_read(s->regmap, | |
1255 | MAX310X_BRGDIVLSB_REG + offs, &ret); | |
1256 | } while (ret != 0x01); | |
1257 | ||
1258 | regmap_update_bits(s->regmap, MAX310X_MODE1_REG + offs, | |
1259 | MAX310X_MODE1_AUTOSLEEP_BIT, | |
1260 | MAX310X_MODE1_AUTOSLEEP_BIT); | |
f6544418 AS |
1261 | } |
1262 | ||
d3a8a252 | 1263 | uartclk = max310x_set_ref_clk(s, freq, xtal); |
10d8b34a AS |
1264 | dev_dbg(dev, "Reference clock set to %i Hz\n", uartclk); |
1265 | ||
0fbae887 AS |
1266 | mutex_init(&s->mutex); |
1267 | ||
10d8b34a | 1268 | for (i = 0; i < devtype->nr; i++) { |
78adccac AS |
1269 | unsigned int line; |
1270 | ||
1271 | line = find_first_zero_bit(max310x_lines, MAX310X_UART_NRMAX); | |
1272 | if (line == MAX310X_UART_NRMAX) { | |
1273 | ret = -ERANGE; | |
1274 | goto out_uart; | |
1275 | } | |
1276 | ||
10d8b34a | 1277 | /* Initialize port data */ |
78adccac | 1278 | s->p[i].port.line = line; |
10d8b34a AS |
1279 | s->p[i].port.dev = dev; |
1280 | s->p[i].port.irq = irq; | |
1281 | s->p[i].port.type = PORT_MAX310X; | |
1282 | s->p[i].port.fifosize = MAX310X_FIFO_SIZE; | |
e7b8a3ce | 1283 | s->p[i].port.flags = UPF_FIXED_TYPE | UPF_LOW_LATENCY; |
10d8b34a AS |
1284 | s->p[i].port.iotype = UPIO_PORT; |
1285 | s->p[i].port.iobase = i * 0x20; | |
1286 | s->p[i].port.membase = (void __iomem *)~0; | |
1287 | s->p[i].port.uartclk = uartclk; | |
c267d679 | 1288 | s->p[i].port.rs485_config = max310x_rs485_config; |
10d8b34a AS |
1289 | s->p[i].port.ops = &max310x_ops; |
1290 | /* Disable all interrupts */ | |
1291 | max310x_port_write(&s->p[i].port, MAX310X_IRQEN_REG, 0); | |
1292 | /* Clear IRQ status register */ | |
1293 | max310x_port_read(&s->p[i].port, MAX310X_IRQSTS_REG); | |
1294 | /* Enable IRQ pin */ | |
1295 | max310x_port_update(&s->p[i].port, MAX310X_MODE1_REG, | |
1296 | MAX310X_MODE1_IRQSEL_BIT, | |
1297 | MAX310X_MODE1_IRQSEL_BIT); | |
1298 | /* Initialize queue for start TX */ | |
1299 | INIT_WORK(&s->p[i].tx_work, max310x_wq_proc); | |
5bdb48b5 | 1300 | /* Initialize queue for changing LOOPBACK mode */ |
e7b8a3ce | 1301 | INIT_WORK(&s->p[i].md_work, max310x_md_proc); |
5bdb48b5 AS |
1302 | /* Initialize queue for changing RS485 mode */ |
1303 | INIT_WORK(&s->p[i].rs_work, max310x_rs_proc); | |
78adccac | 1304 | |
10d8b34a | 1305 | /* Register port */ |
78adccac AS |
1306 | ret = uart_add_one_port(&max310x_uart, &s->p[i].port); |
1307 | if (ret) { | |
1308 | s->p[i].port.dev = NULL; | |
1309 | goto out_uart; | |
1310 | } | |
1311 | set_bit(line, max310x_lines); | |
1312 | ||
10d8b34a AS |
1313 | /* Go to suspend mode */ |
1314 | devtype->power(&s->p[i].port, 0); | |
1315 | } | |
f6544418 | 1316 | |
38d5583f JK |
1317 | #ifdef CONFIG_GPIOLIB |
1318 | /* Setup GPIO cotroller */ | |
1319 | s->gpio.owner = THIS_MODULE; | |
1320 | s->gpio.parent = dev; | |
1a9ab351 | 1321 | s->gpio.label = devtype->name; |
38d5583f JK |
1322 | s->gpio.direction_input = max310x_gpio_direction_input; |
1323 | s->gpio.get = max310x_gpio_get; | |
1324 | s->gpio.direction_output= max310x_gpio_direction_output; | |
1325 | s->gpio.set = max310x_gpio_set; | |
e397824b | 1326 | s->gpio.set_config = max310x_gpio_set_config; |
38d5583f JK |
1327 | s->gpio.base = -1; |
1328 | s->gpio.ngpio = devtype->nr * 4; | |
1329 | s->gpio.can_sleep = 1; | |
1330 | ret = devm_gpiochip_add_data(dev, &s->gpio, s); | |
1331 | if (ret) | |
1332 | goto out_uart; | |
1333 | #endif | |
1334 | ||
10d8b34a AS |
1335 | /* Setup interrupt */ |
1336 | ret = devm_request_threaded_irq(dev, irq, NULL, max310x_ist, | |
78be70c8 | 1337 | IRQF_ONESHOT | IRQF_SHARED, dev_name(dev), s); |
d3a8a252 AS |
1338 | if (!ret) |
1339 | return 0; | |
1340 | ||
1341 | dev_err(dev, "Unable to reguest IRQ %i\n", irq); | |
dba29a28 | 1342 | |
78adccac AS |
1343 | out_uart: |
1344 | for (i = 0; i < devtype->nr; i++) { | |
1345 | if (s->p[i].port.dev) { | |
1346 | uart_remove_one_port(&max310x_uart, &s->p[i].port); | |
1347 | clear_bit(s->p[i].port.line, max310x_lines); | |
1348 | } | |
1349 | } | |
c8246fef | 1350 | |
0fbae887 AS |
1351 | mutex_destroy(&s->mutex); |
1352 | ||
d3a8a252 AS |
1353 | out_clk: |
1354 | clk_disable_unprepare(s->clk); | |
f6544418 | 1355 | |
d3a8a252 | 1356 | return ret; |
f6544418 AS |
1357 | } |
1358 | ||
10d8b34a | 1359 | static int max310x_remove(struct device *dev) |
f6544418 | 1360 | { |
f6544418 | 1361 | struct max310x_port *s = dev_get_drvdata(dev); |
88d5e520 | 1362 | int i; |
f6544418 | 1363 | |
6286767a | 1364 | for (i = 0; i < s->devtype->nr; i++) { |
10d8b34a | 1365 | cancel_work_sync(&s->p[i].tx_work); |
e7b8a3ce | 1366 | cancel_work_sync(&s->p[i].md_work); |
5bdb48b5 | 1367 | cancel_work_sync(&s->p[i].rs_work); |
6286767a | 1368 | uart_remove_one_port(&max310x_uart, &s->p[i].port); |
78adccac | 1369 | clear_bit(s->p[i].port.line, max310x_lines); |
10d8b34a AS |
1370 | s->devtype->power(&s->p[i].port, 0); |
1371 | } | |
f6544418 | 1372 | |
0fbae887 | 1373 | mutex_destroy(&s->mutex); |
d3a8a252 | 1374 | clk_disable_unprepare(s->clk); |
f6544418 | 1375 | |
88d5e520 | 1376 | return 0; |
f6544418 AS |
1377 | } |
1378 | ||
58afc909 AS |
1379 | static const struct of_device_id __maybe_unused max310x_dt_ids[] = { |
1380 | { .compatible = "maxim,max3107", .data = &max3107_devtype, }, | |
1381 | { .compatible = "maxim,max3108", .data = &max3108_devtype, }, | |
1382 | { .compatible = "maxim,max3109", .data = &max3109_devtype, }, | |
1383 | { .compatible = "maxim,max14830", .data = &max14830_devtype }, | |
1384 | { } | |
1385 | }; | |
1386 | MODULE_DEVICE_TABLE(of, max310x_dt_ids); | |
1387 | ||
27027a70 AS |
1388 | static struct regmap_config regcfg = { |
1389 | .reg_bits = 8, | |
1390 | .val_bits = 8, | |
d584b65c | 1391 | .write_flag_mask = MAX310X_WRITE_BIT, |
27027a70 AS |
1392 | .cache_type = REGCACHE_RBTREE, |
1393 | .writeable_reg = max310x_reg_writeable, | |
1394 | .volatile_reg = max310x_reg_volatile, | |
1395 | .precious_reg = max310x_reg_precious, | |
1396 | }; | |
1397 | ||
10d8b34a AS |
1398 | #ifdef CONFIG_SPI_MASTER |
1399 | static int max310x_spi_probe(struct spi_device *spi) | |
1400 | { | |
58afc909 | 1401 | struct max310x_devtype *devtype; |
27027a70 | 1402 | struct regmap *regmap; |
10d8b34a AS |
1403 | int ret; |
1404 | ||
1405 | /* Setup SPI bus */ | |
1406 | spi->bits_per_word = 8; | |
1407 | spi->mode = spi->mode ? : SPI_MODE_0; | |
1408 | spi->max_speed_hz = spi->max_speed_hz ? : 26000000; | |
1409 | ret = spi_setup(spi); | |
27027a70 | 1410 | if (ret) |
10d8b34a | 1411 | return ret; |
10d8b34a | 1412 | |
58afc909 AS |
1413 | if (spi->dev.of_node) { |
1414 | const struct of_device_id *of_id = | |
1415 | of_match_device(max310x_dt_ids, &spi->dev); | |
1416 | ||
1417 | devtype = (struct max310x_devtype *)of_id->data; | |
1418 | } else { | |
1419 | const struct spi_device_id *id_entry = spi_get_device_id(spi); | |
1420 | ||
1421 | devtype = (struct max310x_devtype *)id_entry->driver_data; | |
58afc909 AS |
1422 | } |
1423 | ||
27027a70 AS |
1424 | regcfg.max_register = devtype->nr * 0x20 - 1; |
1425 | regmap = devm_regmap_init_spi(spi, ®cfg); | |
1426 | ||
bceb4839 | 1427 | return max310x_probe(&spi->dev, devtype, regmap, spi->irq); |
10d8b34a AS |
1428 | } |
1429 | ||
1430 | static int max310x_spi_remove(struct spi_device *spi) | |
1431 | { | |
1432 | return max310x_remove(&spi->dev); | |
1433 | } | |
1434 | ||
f6544418 | 1435 | static const struct spi_device_id max310x_id_table[] = { |
10d8b34a AS |
1436 | { "max3107", (kernel_ulong_t)&max3107_devtype, }, |
1437 | { "max3108", (kernel_ulong_t)&max3108_devtype, }, | |
21fc509f | 1438 | { "max3109", (kernel_ulong_t)&max3109_devtype, }, |
003236d9 | 1439 | { "max14830", (kernel_ulong_t)&max14830_devtype, }, |
1838b8c4 | 1440 | { } |
f6544418 AS |
1441 | }; |
1442 | MODULE_DEVICE_TABLE(spi, max310x_id_table); | |
1443 | ||
6286767a | 1444 | static struct spi_driver max310x_spi_driver = { |
f6544418 | 1445 | .driver = { |
58afc909 | 1446 | .name = MAX310X_NAME, |
58afc909 AS |
1447 | .of_match_table = of_match_ptr(max310x_dt_ids), |
1448 | .pm = &max310x_pm_ops, | |
f6544418 | 1449 | }, |
10d8b34a AS |
1450 | .probe = max310x_spi_probe, |
1451 | .remove = max310x_spi_remove, | |
f6544418 AS |
1452 | .id_table = max310x_id_table, |
1453 | }; | |
10d8b34a | 1454 | #endif |
f6544418 | 1455 | |
6286767a AS |
1456 | static int __init max310x_uart_init(void) |
1457 | { | |
1458 | int ret; | |
1459 | ||
78adccac AS |
1460 | bitmap_zero(max310x_lines, MAX310X_UART_NRMAX); |
1461 | ||
6286767a AS |
1462 | ret = uart_register_driver(&max310x_uart); |
1463 | if (ret) | |
1464 | return ret; | |
1465 | ||
1466 | #ifdef CONFIG_SPI_MASTER | |
1467 | spi_register_driver(&max310x_spi_driver); | |
1468 | #endif | |
1469 | ||
1470 | return 0; | |
1471 | } | |
1472 | module_init(max310x_uart_init); | |
1473 | ||
1474 | static void __exit max310x_uart_exit(void) | |
1475 | { | |
1476 | #ifdef CONFIG_SPI_MASTER | |
1477 | spi_unregister_driver(&max310x_spi_driver); | |
1478 | #endif | |
1479 | ||
1480 | uart_unregister_driver(&max310x_uart); | |
1481 | } | |
1482 | module_exit(max310x_uart_exit); | |
1483 | ||
10d8b34a | 1484 | MODULE_LICENSE("GPL"); |
f6544418 AS |
1485 | MODULE_AUTHOR("Alexander Shiyan <shc_work@mail.ru>"); |
1486 | MODULE_DESCRIPTION("MAX310X serial driver"); |