Commit | Line | Data |
---|---|---|
45f8b0dd FE |
1 | // SPDX-License-Identifier: GPL-2.0 |
2 | // | |
3 | // Copyright 2013 Freescale Semiconductor, Inc. | |
ca3de46b | 4 | |
329fe7b1 | 5 | #include <linux/clk.h> |
4d753aa7 | 6 | #include <linux/cpufreq.h> |
ca3de46b | 7 | #include <linux/cpu_cooling.h> |
ca3de46b | 8 | #include <linux/delay.h> |
37713a1e | 9 | #include <linux/interrupt.h> |
ca3de46b | 10 | #include <linux/io.h> |
ca3de46b SG |
11 | #include <linux/mfd/syscon.h> |
12 | #include <linux/module.h> | |
13 | #include <linux/of.h> | |
3c94f17e | 14 | #include <linux/of_device.h> |
ca3de46b | 15 | #include <linux/regmap.h> |
ca3de46b | 16 | #include <linux/thermal.h> |
ae621557 | 17 | #include <linux/nvmem-consumer.h> |
ca3de46b SG |
18 | |
19 | #define REG_SET 0x4 | |
20 | #define REG_CLR 0x8 | |
21 | #define REG_TOG 0xc | |
22 | ||
f085f672 AH |
23 | /* i.MX6 specific */ |
24 | #define IMX6_MISC0 0x0150 | |
25 | #define IMX6_MISC0_REFTOP_SELBIASOFF (1 << 3) | |
26 | #define IMX6_MISC1 0x0160 | |
27 | #define IMX6_MISC1_IRQ_TEMPHIGH (1 << 29) | |
3c94f17e | 28 | /* Below LOW and PANIC bits are only for TEMPMON_IMX6SX */ |
f085f672 AH |
29 | #define IMX6_MISC1_IRQ_TEMPLOW (1 << 28) |
30 | #define IMX6_MISC1_IRQ_TEMPPANIC (1 << 27) | |
31 | ||
32 | #define IMX6_TEMPSENSE0 0x0180 | |
33 | #define IMX6_TEMPSENSE0_ALARM_VALUE_SHIFT 20 | |
34 | #define IMX6_TEMPSENSE0_ALARM_VALUE_MASK (0xfff << 20) | |
35 | #define IMX6_TEMPSENSE0_TEMP_CNT_SHIFT 8 | |
36 | #define IMX6_TEMPSENSE0_TEMP_CNT_MASK (0xfff << 8) | |
37 | #define IMX6_TEMPSENSE0_FINISHED (1 << 2) | |
38 | #define IMX6_TEMPSENSE0_MEASURE_TEMP (1 << 1) | |
39 | #define IMX6_TEMPSENSE0_POWER_DOWN (1 << 0) | |
40 | ||
41 | #define IMX6_TEMPSENSE1 0x0190 | |
42 | #define IMX6_TEMPSENSE1_MEASURE_FREQ 0xffff | |
43 | #define IMX6_TEMPSENSE1_MEASURE_FREQ_SHIFT 0 | |
ca3de46b | 44 | |
a2291bad | 45 | #define OCOTP_MEM0 0x0480 |
ca3de46b SG |
46 | #define OCOTP_ANA1 0x04e0 |
47 | ||
f085f672 AH |
48 | /* Below TEMPSENSE2 is only for TEMPMON_IMX6SX */ |
49 | #define IMX6_TEMPSENSE2 0x0290 | |
50 | #define IMX6_TEMPSENSE2_LOW_VALUE_SHIFT 0 | |
51 | #define IMX6_TEMPSENSE2_LOW_VALUE_MASK 0xfff | |
52 | #define IMX6_TEMPSENSE2_PANIC_VALUE_SHIFT 16 | |
53 | #define IMX6_TEMPSENSE2_PANIC_VALUE_MASK 0xfff0000 | |
54 | ||
55 | /* i.MX7 specific */ | |
56 | #define IMX7_ANADIG_DIGPROG 0x800 | |
57 | #define IMX7_TEMPSENSE0 0x300 | |
58 | #define IMX7_TEMPSENSE0_PANIC_ALARM_SHIFT 18 | |
59 | #define IMX7_TEMPSENSE0_PANIC_ALARM_MASK (0x1ff << 18) | |
60 | #define IMX7_TEMPSENSE0_HIGH_ALARM_SHIFT 9 | |
61 | #define IMX7_TEMPSENSE0_HIGH_ALARM_MASK (0x1ff << 9) | |
62 | #define IMX7_TEMPSENSE0_LOW_ALARM_SHIFT 0 | |
63 | #define IMX7_TEMPSENSE0_LOW_ALARM_MASK 0x1ff | |
64 | ||
65 | #define IMX7_TEMPSENSE1 0x310 | |
66 | #define IMX7_TEMPSENSE1_MEASURE_FREQ_SHIFT 16 | |
67 | #define IMX7_TEMPSENSE1_MEASURE_FREQ_MASK (0xffff << 16) | |
68 | #define IMX7_TEMPSENSE1_FINISHED (1 << 11) | |
69 | #define IMX7_TEMPSENSE1_MEASURE_TEMP (1 << 10) | |
70 | #define IMX7_TEMPSENSE1_POWER_DOWN (1 << 9) | |
71 | #define IMX7_TEMPSENSE1_TEMP_VALUE_SHIFT 0 | |
72 | #define IMX7_TEMPSENSE1_TEMP_VALUE_MASK 0x1ff | |
73 | ||
ca3de46b SG |
74 | /* The driver supports 1 passive trip point and 1 critical trip point */ |
75 | enum imx_thermal_trip { | |
76 | IMX_TRIP_PASSIVE, | |
77 | IMX_TRIP_CRITICAL, | |
78 | IMX_TRIP_NUM, | |
79 | }; | |
80 | ||
ca3de46b SG |
81 | #define IMX_POLLING_DELAY 2000 /* millisecond */ |
82 | #define IMX_PASSIVE_DELAY 1000 | |
83 | ||
3c94f17e AH |
84 | #define TEMPMON_IMX6Q 1 |
85 | #define TEMPMON_IMX6SX 2 | |
f085f672 | 86 | #define TEMPMON_IMX7D 3 |
3c94f17e AH |
87 | |
88 | struct thermal_soc_data { | |
89 | u32 version; | |
f085f672 AH |
90 | |
91 | u32 sensor_ctrl; | |
92 | u32 power_down_mask; | |
93 | u32 measure_temp_mask; | |
94 | ||
95 | u32 measure_freq_ctrl; | |
96 | u32 measure_freq_mask; | |
97 | u32 measure_freq_shift; | |
98 | ||
99 | u32 temp_data; | |
100 | u32 temp_value_mask; | |
101 | u32 temp_value_shift; | |
102 | u32 temp_valid_mask; | |
103 | ||
104 | u32 panic_alarm_ctrl; | |
105 | u32 panic_alarm_mask; | |
106 | u32 panic_alarm_shift; | |
107 | ||
108 | u32 high_alarm_ctrl; | |
109 | u32 high_alarm_mask; | |
110 | u32 high_alarm_shift; | |
111 | ||
112 | u32 low_alarm_ctrl; | |
113 | u32 low_alarm_mask; | |
114 | u32 low_alarm_shift; | |
3c94f17e AH |
115 | }; |
116 | ||
117 | static struct thermal_soc_data thermal_imx6q_data = { | |
118 | .version = TEMPMON_IMX6Q, | |
f085f672 AH |
119 | |
120 | .sensor_ctrl = IMX6_TEMPSENSE0, | |
121 | .power_down_mask = IMX6_TEMPSENSE0_POWER_DOWN, | |
122 | .measure_temp_mask = IMX6_TEMPSENSE0_MEASURE_TEMP, | |
123 | ||
124 | .measure_freq_ctrl = IMX6_TEMPSENSE1, | |
125 | .measure_freq_shift = IMX6_TEMPSENSE1_MEASURE_FREQ_SHIFT, | |
126 | .measure_freq_mask = IMX6_TEMPSENSE1_MEASURE_FREQ, | |
127 | ||
128 | .temp_data = IMX6_TEMPSENSE0, | |
129 | .temp_value_mask = IMX6_TEMPSENSE0_TEMP_CNT_MASK, | |
130 | .temp_value_shift = IMX6_TEMPSENSE0_TEMP_CNT_SHIFT, | |
131 | .temp_valid_mask = IMX6_TEMPSENSE0_FINISHED, | |
132 | ||
133 | .high_alarm_ctrl = IMX6_TEMPSENSE0, | |
134 | .high_alarm_mask = IMX6_TEMPSENSE0_ALARM_VALUE_MASK, | |
135 | .high_alarm_shift = IMX6_TEMPSENSE0_ALARM_VALUE_SHIFT, | |
3c94f17e AH |
136 | }; |
137 | ||
138 | static struct thermal_soc_data thermal_imx6sx_data = { | |
139 | .version = TEMPMON_IMX6SX, | |
f085f672 AH |
140 | |
141 | .sensor_ctrl = IMX6_TEMPSENSE0, | |
142 | .power_down_mask = IMX6_TEMPSENSE0_POWER_DOWN, | |
143 | .measure_temp_mask = IMX6_TEMPSENSE0_MEASURE_TEMP, | |
144 | ||
145 | .measure_freq_ctrl = IMX6_TEMPSENSE1, | |
146 | .measure_freq_shift = IMX6_TEMPSENSE1_MEASURE_FREQ_SHIFT, | |
147 | .measure_freq_mask = IMX6_TEMPSENSE1_MEASURE_FREQ, | |
148 | ||
149 | .temp_data = IMX6_TEMPSENSE0, | |
150 | .temp_value_mask = IMX6_TEMPSENSE0_TEMP_CNT_MASK, | |
151 | .temp_value_shift = IMX6_TEMPSENSE0_TEMP_CNT_SHIFT, | |
152 | .temp_valid_mask = IMX6_TEMPSENSE0_FINISHED, | |
153 | ||
154 | .high_alarm_ctrl = IMX6_TEMPSENSE0, | |
155 | .high_alarm_mask = IMX6_TEMPSENSE0_ALARM_VALUE_MASK, | |
156 | .high_alarm_shift = IMX6_TEMPSENSE0_ALARM_VALUE_SHIFT, | |
157 | ||
158 | .panic_alarm_ctrl = IMX6_TEMPSENSE2, | |
159 | .panic_alarm_mask = IMX6_TEMPSENSE2_PANIC_VALUE_MASK, | |
160 | .panic_alarm_shift = IMX6_TEMPSENSE2_PANIC_VALUE_SHIFT, | |
161 | ||
162 | .low_alarm_ctrl = IMX6_TEMPSENSE2, | |
163 | .low_alarm_mask = IMX6_TEMPSENSE2_LOW_VALUE_MASK, | |
164 | .low_alarm_shift = IMX6_TEMPSENSE2_LOW_VALUE_SHIFT, | |
165 | }; | |
166 | ||
167 | static struct thermal_soc_data thermal_imx7d_data = { | |
168 | .version = TEMPMON_IMX7D, | |
169 | ||
170 | .sensor_ctrl = IMX7_TEMPSENSE1, | |
171 | .power_down_mask = IMX7_TEMPSENSE1_POWER_DOWN, | |
172 | .measure_temp_mask = IMX7_TEMPSENSE1_MEASURE_TEMP, | |
173 | ||
174 | .measure_freq_ctrl = IMX7_TEMPSENSE1, | |
175 | .measure_freq_shift = IMX7_TEMPSENSE1_MEASURE_FREQ_SHIFT, | |
176 | .measure_freq_mask = IMX7_TEMPSENSE1_MEASURE_FREQ_MASK, | |
177 | ||
178 | .temp_data = IMX7_TEMPSENSE1, | |
179 | .temp_value_mask = IMX7_TEMPSENSE1_TEMP_VALUE_MASK, | |
180 | .temp_value_shift = IMX7_TEMPSENSE1_TEMP_VALUE_SHIFT, | |
181 | .temp_valid_mask = IMX7_TEMPSENSE1_FINISHED, | |
182 | ||
183 | .panic_alarm_ctrl = IMX7_TEMPSENSE1, | |
184 | .panic_alarm_mask = IMX7_TEMPSENSE0_PANIC_ALARM_MASK, | |
185 | .panic_alarm_shift = IMX7_TEMPSENSE0_PANIC_ALARM_SHIFT, | |
186 | ||
187 | .high_alarm_ctrl = IMX7_TEMPSENSE0, | |
188 | .high_alarm_mask = IMX7_TEMPSENSE0_HIGH_ALARM_MASK, | |
189 | .high_alarm_shift = IMX7_TEMPSENSE0_HIGH_ALARM_SHIFT, | |
190 | ||
191 | .low_alarm_ctrl = IMX7_TEMPSENSE0, | |
192 | .low_alarm_mask = IMX7_TEMPSENSE0_LOW_ALARM_MASK, | |
193 | .low_alarm_shift = IMX7_TEMPSENSE0_LOW_ALARM_SHIFT, | |
3c94f17e AH |
194 | }; |
195 | ||
ca3de46b | 196 | struct imx_thermal_data { |
4d753aa7 | 197 | struct cpufreq_policy *policy; |
ca3de46b SG |
198 | struct thermal_zone_device *tz; |
199 | struct thermal_cooling_device *cdev; | |
ca3de46b | 200 | struct regmap *tempmon; |
ae621557 | 201 | u32 c1, c2; /* See formula in imx_init_calib() */ |
17e8351a SH |
202 | int temp_passive; |
203 | int temp_critical; | |
a2291bad | 204 | int temp_max; |
17e8351a SH |
205 | int alarm_temp; |
206 | int last_temp; | |
37713a1e PZ |
207 | bool irq_enabled; |
208 | int irq; | |
329fe7b1 | 209 | struct clk *thermal_clk; |
3c94f17e | 210 | const struct thermal_soc_data *socdata; |
a2291bad | 211 | const char *temp_grade; |
ca3de46b SG |
212 | }; |
213 | ||
3c94f17e | 214 | static void imx_set_panic_temp(struct imx_thermal_data *data, |
17e8351a | 215 | int panic_temp) |
3c94f17e | 216 | { |
f085f672 | 217 | const struct thermal_soc_data *soc_data = data->socdata; |
3c94f17e AH |
218 | struct regmap *map = data->tempmon; |
219 | int critical_value; | |
220 | ||
221 | critical_value = (data->c2 - panic_temp) / data->c1; | |
f085f672 AH |
222 | |
223 | regmap_write(map, soc_data->panic_alarm_ctrl + REG_CLR, | |
224 | soc_data->panic_alarm_mask); | |
225 | regmap_write(map, soc_data->panic_alarm_ctrl + REG_SET, | |
226 | critical_value << soc_data->panic_alarm_shift); | |
3c94f17e AH |
227 | } |
228 | ||
37713a1e | 229 | static void imx_set_alarm_temp(struct imx_thermal_data *data, |
17e8351a | 230 | int alarm_temp) |
37713a1e PZ |
231 | { |
232 | struct regmap *map = data->tempmon; | |
f085f672 | 233 | const struct thermal_soc_data *soc_data = data->socdata; |
37713a1e PZ |
234 | int alarm_value; |
235 | ||
236 | data->alarm_temp = alarm_temp; | |
f085f672 AH |
237 | |
238 | if (data->socdata->version == TEMPMON_IMX7D) | |
239 | alarm_value = alarm_temp / 1000 + data->c1 - 25; | |
240 | else | |
241 | alarm_value = (data->c2 - alarm_temp) / data->c1; | |
242 | ||
243 | regmap_write(map, soc_data->high_alarm_ctrl + REG_CLR, | |
244 | soc_data->high_alarm_mask); | |
245 | regmap_write(map, soc_data->high_alarm_ctrl + REG_SET, | |
246 | alarm_value << soc_data->high_alarm_shift); | |
37713a1e PZ |
247 | } |
248 | ||
17e8351a | 249 | static int imx_get_temp(struct thermal_zone_device *tz, int *temp) |
ca3de46b SG |
250 | { |
251 | struct imx_thermal_data *data = tz->devdata; | |
f085f672 | 252 | const struct thermal_soc_data *soc_data = data->socdata; |
ca3de46b | 253 | struct regmap *map = data->tempmon; |
ca3de46b | 254 | unsigned int n_meas; |
37713a1e | 255 | bool wait; |
ca3de46b SG |
256 | u32 val; |
257 | ||
7f4957be | 258 | if (thermal_zone_device_is_enabled(tz)) { |
37713a1e | 259 | /* Check if a measurement is currently in progress */ |
f085f672 AH |
260 | regmap_read(map, soc_data->temp_data, &val); |
261 | wait = !(val & soc_data->temp_valid_mask); | |
37713a1e PZ |
262 | } else { |
263 | /* | |
264 | * Every time we measure the temperature, we will power on the | |
265 | * temperature sensor, enable measurements, take a reading, | |
266 | * disable measurements, power off the temperature sensor. | |
267 | */ | |
f085f672 AH |
268 | regmap_write(map, soc_data->sensor_ctrl + REG_CLR, |
269 | soc_data->power_down_mask); | |
270 | regmap_write(map, soc_data->sensor_ctrl + REG_SET, | |
271 | soc_data->measure_temp_mask); | |
37713a1e PZ |
272 | |
273 | wait = true; | |
274 | } | |
ca3de46b SG |
275 | |
276 | /* | |
277 | * According to the temp sensor designers, it may require up to ~17us | |
278 | * to complete a measurement. | |
279 | */ | |
37713a1e PZ |
280 | if (wait) |
281 | usleep_range(20, 50); | |
ca3de46b | 282 | |
f085f672 | 283 | regmap_read(map, soc_data->temp_data, &val); |
37713a1e | 284 | |
7f4957be | 285 | if (!thermal_zone_device_is_enabled(tz)) { |
f085f672 AH |
286 | regmap_write(map, soc_data->sensor_ctrl + REG_CLR, |
287 | soc_data->measure_temp_mask); | |
288 | regmap_write(map, soc_data->sensor_ctrl + REG_SET, | |
289 | soc_data->power_down_mask); | |
37713a1e | 290 | } |
ca3de46b | 291 | |
f085f672 | 292 | if ((val & soc_data->temp_valid_mask) == 0) { |
ca3de46b SG |
293 | dev_dbg(&tz->device, "temp measurement never finished\n"); |
294 | return -EAGAIN; | |
295 | } | |
296 | ||
f085f672 AH |
297 | n_meas = (val & soc_data->temp_value_mask) |
298 | >> soc_data->temp_value_shift; | |
ca3de46b | 299 | |
ae621557 | 300 | /* See imx_init_calib() for formula derivation */ |
f085f672 AH |
301 | if (data->socdata->version == TEMPMON_IMX7D) |
302 | *temp = (n_meas - data->c1 + 25) * 1000; | |
303 | else | |
304 | *temp = data->c2 - n_meas * data->c1; | |
ca3de46b | 305 | |
3c94f17e AH |
306 | /* Update alarm value to next higher trip point for TEMPMON_IMX6Q */ |
307 | if (data->socdata->version == TEMPMON_IMX6Q) { | |
308 | if (data->alarm_temp == data->temp_passive && | |
309 | *temp >= data->temp_passive) | |
310 | imx_set_alarm_temp(data, data->temp_critical); | |
311 | if (data->alarm_temp == data->temp_critical && | |
312 | *temp < data->temp_passive) { | |
313 | imx_set_alarm_temp(data, data->temp_passive); | |
17e8351a | 314 | dev_dbg(&tz->device, "thermal alarm off: T < %d\n", |
3c94f17e AH |
315 | data->alarm_temp / 1000); |
316 | } | |
37713a1e PZ |
317 | } |
318 | ||
319 | if (*temp != data->last_temp) { | |
17e8351a | 320 | dev_dbg(&tz->device, "millicelsius: %d\n", *temp); |
37713a1e PZ |
321 | data->last_temp = *temp; |
322 | } | |
323 | ||
324 | /* Reenable alarm IRQ if temperature below alarm temperature */ | |
325 | if (!data->irq_enabled && *temp < data->alarm_temp) { | |
326 | data->irq_enabled = true; | |
327 | enable_irq(data->irq); | |
ca3de46b SG |
328 | } |
329 | ||
330 | return 0; | |
331 | } | |
332 | ||
ca3de46b SG |
333 | static int imx_set_mode(struct thermal_zone_device *tz, |
334 | enum thermal_device_mode mode) | |
335 | { | |
336 | struct imx_thermal_data *data = tz->devdata; | |
37713a1e | 337 | struct regmap *map = data->tempmon; |
f085f672 | 338 | const struct thermal_soc_data *soc_data = data->socdata; |
ca3de46b SG |
339 | |
340 | if (mode == THERMAL_DEVICE_ENABLED) { | |
f085f672 AH |
341 | regmap_write(map, soc_data->sensor_ctrl + REG_CLR, |
342 | soc_data->power_down_mask); | |
343 | regmap_write(map, soc_data->sensor_ctrl + REG_SET, | |
344 | soc_data->measure_temp_mask); | |
37713a1e PZ |
345 | |
346 | if (!data->irq_enabled) { | |
347 | data->irq_enabled = true; | |
348 | enable_irq(data->irq); | |
349 | } | |
ca3de46b | 350 | } else { |
f085f672 AH |
351 | regmap_write(map, soc_data->sensor_ctrl + REG_CLR, |
352 | soc_data->measure_temp_mask); | |
353 | regmap_write(map, soc_data->sensor_ctrl + REG_SET, | |
354 | soc_data->power_down_mask); | |
37713a1e | 355 | |
37713a1e PZ |
356 | if (data->irq_enabled) { |
357 | disable_irq(data->irq); | |
358 | data->irq_enabled = false; | |
359 | } | |
ca3de46b SG |
360 | } |
361 | ||
ca3de46b SG |
362 | return 0; |
363 | } | |
364 | ||
365 | static int imx_get_trip_type(struct thermal_zone_device *tz, int trip, | |
366 | enum thermal_trip_type *type) | |
367 | { | |
368 | *type = (trip == IMX_TRIP_PASSIVE) ? THERMAL_TRIP_PASSIVE : | |
369 | THERMAL_TRIP_CRITICAL; | |
370 | return 0; | |
371 | } | |
372 | ||
17e8351a | 373 | static int imx_get_crit_temp(struct thermal_zone_device *tz, int *temp) |
ca3de46b | 374 | { |
017e5142 PZ |
375 | struct imx_thermal_data *data = tz->devdata; |
376 | ||
377 | *temp = data->temp_critical; | |
ca3de46b SG |
378 | return 0; |
379 | } | |
380 | ||
381 | static int imx_get_trip_temp(struct thermal_zone_device *tz, int trip, | |
17e8351a | 382 | int *temp) |
ca3de46b | 383 | { |
017e5142 PZ |
384 | struct imx_thermal_data *data = tz->devdata; |
385 | ||
386 | *temp = (trip == IMX_TRIP_PASSIVE) ? data->temp_passive : | |
387 | data->temp_critical; | |
388 | return 0; | |
389 | } | |
390 | ||
391 | static int imx_set_trip_temp(struct thermal_zone_device *tz, int trip, | |
17e8351a | 392 | int temp) |
017e5142 PZ |
393 | { |
394 | struct imx_thermal_data *data = tz->devdata; | |
395 | ||
a2291bad | 396 | /* do not allow changing critical threshold */ |
017e5142 PZ |
397 | if (trip == IMX_TRIP_CRITICAL) |
398 | return -EPERM; | |
399 | ||
a2291bad TH |
400 | /* do not allow passive to be set higher than critical */ |
401 | if (temp < 0 || temp > data->temp_critical) | |
017e5142 PZ |
402 | return -EINVAL; |
403 | ||
404 | data->temp_passive = temp; | |
405 | ||
37713a1e PZ |
406 | imx_set_alarm_temp(data, temp); |
407 | ||
ca3de46b SG |
408 | return 0; |
409 | } | |
410 | ||
411 | static int imx_bind(struct thermal_zone_device *tz, | |
412 | struct thermal_cooling_device *cdev) | |
413 | { | |
414 | int ret; | |
415 | ||
416 | ret = thermal_zone_bind_cooling_device(tz, IMX_TRIP_PASSIVE, cdev, | |
417 | THERMAL_NO_LIMIT, | |
6cd9e9f6 KS |
418 | THERMAL_NO_LIMIT, |
419 | THERMAL_WEIGHT_DEFAULT); | |
ca3de46b SG |
420 | if (ret) { |
421 | dev_err(&tz->device, | |
422 | "binding zone %s with cdev %s failed:%d\n", | |
423 | tz->type, cdev->type, ret); | |
424 | return ret; | |
425 | } | |
426 | ||
427 | return 0; | |
428 | } | |
429 | ||
430 | static int imx_unbind(struct thermal_zone_device *tz, | |
431 | struct thermal_cooling_device *cdev) | |
432 | { | |
433 | int ret; | |
434 | ||
435 | ret = thermal_zone_unbind_cooling_device(tz, IMX_TRIP_PASSIVE, cdev); | |
436 | if (ret) { | |
437 | dev_err(&tz->device, | |
438 | "unbinding zone %s with cdev %s failed:%d\n", | |
439 | tz->type, cdev->type, ret); | |
440 | return ret; | |
441 | } | |
442 | ||
443 | return 0; | |
444 | } | |
445 | ||
cbb07bb3 | 446 | static struct thermal_zone_device_ops imx_tz_ops = { |
ca3de46b SG |
447 | .bind = imx_bind, |
448 | .unbind = imx_unbind, | |
449 | .get_temp = imx_get_temp, | |
ca3de46b SG |
450 | .set_mode = imx_set_mode, |
451 | .get_trip_type = imx_get_trip_type, | |
452 | .get_trip_temp = imx_get_trip_temp, | |
453 | .get_crit_temp = imx_get_crit_temp, | |
017e5142 | 454 | .set_trip_temp = imx_set_trip_temp, |
ca3de46b SG |
455 | }; |
456 | ||
e4bb2240 | 457 | static int imx_init_calib(struct platform_device *pdev, u32 ocotp_ana1) |
ca3de46b SG |
458 | { |
459 | struct imx_thermal_data *data = platform_get_drvdata(pdev); | |
4e5f61ca | 460 | int n1; |
749e8be7 | 461 | u64 temp64; |
ca3de46b | 462 | |
e4bb2240 | 463 | if (ocotp_ana1 == 0 || ocotp_ana1 == ~0) { |
ca3de46b SG |
464 | dev_err(&pdev->dev, "invalid sensor calibration data\n"); |
465 | return -EINVAL; | |
466 | } | |
467 | ||
f085f672 AH |
468 | /* |
469 | * On i.MX7D, we only use the calibration data at 25C to get the temp, | |
470 | * Tmeas = ( Nmeas - n1) + 25; n1 is the fuse value for 25C. | |
471 | */ | |
472 | if (data->socdata->version == TEMPMON_IMX7D) { | |
473 | data->c1 = (ocotp_ana1 >> 9) & 0x1ff; | |
474 | return 0; | |
475 | } | |
476 | ||
ca3de46b | 477 | /* |
c5bbdb4b UKK |
478 | * The sensor is calibrated at 25 °C (aka T1) and the value measured |
479 | * (aka N1) at this temperature is provided in bits [31:20] in the | |
480 | * i.MX's OCOTP value ANA1. | |
481 | * To find the actual temperature T, the following formula has to be used | |
482 | * when reading value n from the sensor: | |
483 | * | |
4e5f61ca UKK |
484 | * T = T1 + (N - N1) / (0.4148468 - 0.0015423 * N1) °C + 3.580661 °C |
485 | * = [T1' - N1 / (0.4148468 - 0.0015423 * N1) °C] + N / (0.4148468 - 0.0015423 * N1) °C | |
486 | * = [T1' + N1 / (0.0015423 * N1 - 0.4148468) °C] - N / (0.0015423 * N1 - 0.4148468) °C | |
c5bbdb4b UKK |
487 | * = c2 - c1 * N |
488 | * | |
489 | * with | |
490 | * | |
4e5f61ca UKK |
491 | * T1' = 28.580661 °C |
492 | * c1 = 1 / (0.0015423 * N1 - 0.4297157) °C | |
493 | * c2 = T1' + N1 / (0.0015423 * N1 - 0.4148468) °C | |
494 | * = T1' + N1 * c1 | |
ca3de46b | 495 | */ |
e4bb2240 | 496 | n1 = ocotp_ana1 >> 20; |
ca3de46b | 497 | |
4e5f61ca | 498 | temp64 = 10000000; /* use 10^7 as fixed point constant for values in formula */ |
c5bbdb4b | 499 | temp64 *= 1000; /* to get result in °mC */ |
4e5f61ca | 500 | do_div(temp64, 15423 * n1 - 4148468); |
749e8be7 | 501 | data->c1 = temp64; |
4e5f61ca | 502 | data->c2 = n1 * data->c1 + 28581; |
ca3de46b | 503 | |
ae621557 LC |
504 | return 0; |
505 | } | |
506 | ||
e4bb2240 | 507 | static void imx_init_temp_grade(struct platform_device *pdev, u32 ocotp_mem0) |
ae621557 LC |
508 | { |
509 | struct imx_thermal_data *data = platform_get_drvdata(pdev); | |
a2291bad TH |
510 | |
511 | /* The maximum die temp is specified by the Temperature Grade */ | |
e4bb2240 | 512 | switch ((ocotp_mem0 >> 6) & 0x3) { |
339d7492 | 513 | case 0: /* Commercial (0 to 95 °C) */ |
a2291bad TH |
514 | data->temp_grade = "Commercial"; |
515 | data->temp_max = 95000; | |
516 | break; | |
339d7492 | 517 | case 1: /* Extended Commercial (-20 °C to 105 °C) */ |
a2291bad TH |
518 | data->temp_grade = "Extended Commercial"; |
519 | data->temp_max = 105000; | |
520 | break; | |
339d7492 | 521 | case 2: /* Industrial (-40 °C to 105 °C) */ |
a2291bad TH |
522 | data->temp_grade = "Industrial"; |
523 | data->temp_max = 105000; | |
524 | break; | |
339d7492 | 525 | case 3: /* Automotive (-40 °C to 125 °C) */ |
a2291bad TH |
526 | data->temp_grade = "Automotive"; |
527 | data->temp_max = 125000; | |
528 | break; | |
529 | } | |
017e5142 PZ |
530 | |
531 | /* | |
339d7492 UKK |
532 | * Set the critical trip point at 5 °C under max |
533 | * Set the passive trip point at 10 °C under max (changeable via sysfs) | |
017e5142 | 534 | */ |
a2291bad TH |
535 | data->temp_critical = data->temp_max - (1000 * 5); |
536 | data->temp_passive = data->temp_max - (1000 * 10); | |
ae621557 LC |
537 | } |
538 | ||
539 | static int imx_init_from_tempmon_data(struct platform_device *pdev) | |
540 | { | |
541 | struct regmap *map; | |
542 | int ret; | |
543 | u32 val; | |
544 | ||
545 | map = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, | |
546 | "fsl,tempmon-data"); | |
547 | if (IS_ERR(map)) { | |
548 | ret = PTR_ERR(map); | |
549 | dev_err(&pdev->dev, "failed to get sensor regmap: %d\n", ret); | |
550 | return ret; | |
551 | } | |
552 | ||
553 | ret = regmap_read(map, OCOTP_ANA1, &val); | |
554 | if (ret) { | |
555 | dev_err(&pdev->dev, "failed to read sensor data: %d\n", ret); | |
556 | return ret; | |
557 | } | |
558 | ret = imx_init_calib(pdev, val); | |
559 | if (ret) | |
560 | return ret; | |
561 | ||
562 | ret = regmap_read(map, OCOTP_MEM0, &val); | |
563 | if (ret) { | |
564 | dev_err(&pdev->dev, "failed to read sensor data: %d\n", ret); | |
565 | return ret; | |
566 | } | |
567 | imx_init_temp_grade(pdev, val); | |
568 | ||
569 | return 0; | |
570 | } | |
571 | ||
572 | static int imx_init_from_nvmem_cells(struct platform_device *pdev) | |
573 | { | |
574 | int ret; | |
575 | u32 val; | |
576 | ||
577 | ret = nvmem_cell_read_u32(&pdev->dev, "calib", &val); | |
578 | if (ret) | |
579 | return ret; | |
be926cee JCD |
580 | |
581 | ret = imx_init_calib(pdev, val); | |
582 | if (ret) | |
583 | return ret; | |
ae621557 LC |
584 | |
585 | ret = nvmem_cell_read_u32(&pdev->dev, "temp_grade", &val); | |
586 | if (ret) | |
587 | return ret; | |
588 | imx_init_temp_grade(pdev, val); | |
017e5142 | 589 | |
ca3de46b SG |
590 | return 0; |
591 | } | |
592 | ||
37713a1e PZ |
593 | static irqreturn_t imx_thermal_alarm_irq(int irq, void *dev) |
594 | { | |
595 | struct imx_thermal_data *data = dev; | |
596 | ||
597 | disable_irq_nosync(irq); | |
598 | data->irq_enabled = false; | |
599 | ||
600 | return IRQ_WAKE_THREAD; | |
601 | } | |
602 | ||
603 | static irqreturn_t imx_thermal_alarm_irq_thread(int irq, void *dev) | |
604 | { | |
605 | struct imx_thermal_data *data = dev; | |
606 | ||
17e8351a | 607 | dev_dbg(&data->tz->device, "THERMAL ALARM: T > %d\n", |
37713a1e PZ |
608 | data->alarm_temp / 1000); |
609 | ||
0e70f466 | 610 | thermal_zone_device_update(data->tz, THERMAL_EVENT_UNSPECIFIED); |
37713a1e PZ |
611 | |
612 | return IRQ_HANDLED; | |
613 | } | |
614 | ||
3c94f17e AH |
615 | static const struct of_device_id of_imx_thermal_match[] = { |
616 | { .compatible = "fsl,imx6q-tempmon", .data = &thermal_imx6q_data, }, | |
617 | { .compatible = "fsl,imx6sx-tempmon", .data = &thermal_imx6sx_data, }, | |
f085f672 | 618 | { .compatible = "fsl,imx7d-tempmon", .data = &thermal_imx7d_data, }, |
3c94f17e AH |
619 | { /* end */ } |
620 | }; | |
621 | MODULE_DEVICE_TABLE(of, of_imx_thermal_match); | |
622 | ||
c589c566 | 623 | #ifdef CONFIG_CPU_FREQ |
a1d00154 BS |
624 | /* |
625 | * Create cooling device in case no #cooling-cells property is available in | |
626 | * CPU node | |
627 | */ | |
628 | static int imx_thermal_register_legacy_cooling(struct imx_thermal_data *data) | |
629 | { | |
c589c566 | 630 | struct device_node *np; |
a1d00154 BS |
631 | int ret; |
632 | ||
c589c566 AH |
633 | data->policy = cpufreq_cpu_get(0); |
634 | if (!data->policy) { | |
635 | pr_debug("%s: CPUFreq policy not found\n", __func__); | |
636 | return -EPROBE_DEFER; | |
637 | } | |
638 | ||
639 | np = of_get_cpu_node(data->policy->cpu, NULL); | |
640 | ||
a1d00154 BS |
641 | if (!np || !of_find_property(np, "#cooling-cells", NULL)) { |
642 | data->cdev = cpufreq_cooling_register(data->policy); | |
643 | if (IS_ERR(data->cdev)) { | |
644 | ret = PTR_ERR(data->cdev); | |
645 | cpufreq_cpu_put(data->policy); | |
646 | return ret; | |
647 | } | |
648 | } | |
649 | ||
650 | return 0; | |
651 | } | |
652 | ||
c589c566 AH |
653 | static void imx_thermal_unregister_legacy_cooling(struct imx_thermal_data *data) |
654 | { | |
655 | cpufreq_cooling_unregister(data->cdev); | |
656 | cpufreq_cpu_put(data->policy); | |
657 | } | |
658 | ||
659 | #else | |
660 | ||
661 | static inline int imx_thermal_register_legacy_cooling(struct imx_thermal_data *data) | |
662 | { | |
663 | return 0; | |
664 | } | |
665 | ||
666 | static inline void imx_thermal_unregister_legacy_cooling(struct imx_thermal_data *data) | |
667 | { | |
668 | } | |
669 | #endif | |
670 | ||
ca3de46b SG |
671 | static int imx_thermal_probe(struct platform_device *pdev) |
672 | { | |
673 | struct imx_thermal_data *data; | |
ca3de46b | 674 | struct regmap *map; |
37713a1e | 675 | int measure_freq; |
ca3de46b SG |
676 | int ret; |
677 | ||
678 | data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL); | |
679 | if (!data) | |
680 | return -ENOMEM; | |
681 | ||
682 | map = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, "fsl,tempmon"); | |
683 | if (IS_ERR(map)) { | |
684 | ret = PTR_ERR(map); | |
685 | dev_err(&pdev->dev, "failed to get tempmon regmap: %d\n", ret); | |
686 | return ret; | |
687 | } | |
688 | data->tempmon = map; | |
689 | ||
829bc78a | 690 | data->socdata = of_device_get_match_data(&pdev->dev); |
8b051ec3 SV |
691 | if (!data->socdata) { |
692 | dev_err(&pdev->dev, "no device match found\n"); | |
693 | return -ENODEV; | |
694 | } | |
3c94f17e AH |
695 | |
696 | /* make sure the IRQ flag is clear before enabling irq on i.MX6SX */ | |
697 | if (data->socdata->version == TEMPMON_IMX6SX) { | |
f085f672 AH |
698 | regmap_write(map, IMX6_MISC1 + REG_CLR, |
699 | IMX6_MISC1_IRQ_TEMPHIGH | IMX6_MISC1_IRQ_TEMPLOW | |
700 | | IMX6_MISC1_IRQ_TEMPPANIC); | |
3c94f17e AH |
701 | /* |
702 | * reset value of LOW ALARM is incorrect, set it to lowest | |
703 | * value to avoid false trigger of low alarm. | |
704 | */ | |
f085f672 AH |
705 | regmap_write(map, data->socdata->low_alarm_ctrl + REG_SET, |
706 | data->socdata->low_alarm_mask); | |
3c94f17e AH |
707 | } |
708 | ||
37713a1e PZ |
709 | data->irq = platform_get_irq(pdev, 0); |
710 | if (data->irq < 0) | |
711 | return data->irq; | |
712 | ||
ca3de46b SG |
713 | platform_set_drvdata(pdev, data); |
714 | ||
ae621557 LC |
715 | if (of_find_property(pdev->dev.of_node, "nvmem-cells", NULL)) { |
716 | ret = imx_init_from_nvmem_cells(pdev); | |
ae621557 | 717 | if (ret) { |
925b3836 AH |
718 | if (ret == -EPROBE_DEFER) |
719 | return ret; | |
720 | ||
ae621557 LC |
721 | dev_err(&pdev->dev, "failed to init from nvmem: %d\n", |
722 | ret); | |
723 | return ret; | |
724 | } | |
725 | } else { | |
726 | ret = imx_init_from_tempmon_data(pdev); | |
727 | if (ret) { | |
337a4aec | 728 | dev_err(&pdev->dev, "failed to init from fsl,tempmon-data\n"); |
ae621557 LC |
729 | return ret; |
730 | } | |
ca3de46b SG |
731 | } |
732 | ||
733 | /* Make sure sensor is in known good state for measurements */ | |
f085f672 AH |
734 | regmap_write(map, data->socdata->sensor_ctrl + REG_CLR, |
735 | data->socdata->power_down_mask); | |
736 | regmap_write(map, data->socdata->sensor_ctrl + REG_CLR, | |
737 | data->socdata->measure_temp_mask); | |
738 | regmap_write(map, data->socdata->measure_freq_ctrl + REG_CLR, | |
739 | data->socdata->measure_freq_mask); | |
740 | if (data->socdata->version != TEMPMON_IMX7D) | |
741 | regmap_write(map, IMX6_MISC0 + REG_SET, | |
742 | IMX6_MISC0_REFTOP_SELBIASOFF); | |
743 | regmap_write(map, data->socdata->sensor_ctrl + REG_SET, | |
744 | data->socdata->power_down_mask); | |
ca3de46b | 745 | |
a1d00154 BS |
746 | ret = imx_thermal_register_legacy_cooling(data); |
747 | if (ret) { | |
c589c566 AH |
748 | if (ret == -EPROBE_DEFER) |
749 | return ret; | |
750 | ||
4d753aa7 VK |
751 | dev_err(&pdev->dev, |
752 | "failed to register cpufreq cooling device: %d\n", ret); | |
ca3de46b SG |
753 | return ret; |
754 | } | |
755 | ||
90a21ff5 HK |
756 | data->thermal_clk = devm_clk_get(&pdev->dev, NULL); |
757 | if (IS_ERR(data->thermal_clk)) { | |
758 | ret = PTR_ERR(data->thermal_clk); | |
759 | if (ret != -EPROBE_DEFER) | |
760 | dev_err(&pdev->dev, | |
761 | "failed to get thermal clk: %d\n", ret); | |
c589c566 | 762 | goto legacy_cleanup; |
90a21ff5 HK |
763 | } |
764 | ||
765 | /* | |
766 | * Thermal sensor needs clk on to get correct value, normally | |
767 | * we should enable its clk before taking measurement and disable | |
768 | * clk after measurement is done, but if alarm function is enabled, | |
769 | * hardware will auto measure the temperature periodically, so we | |
770 | * need to keep the clk always on for alarm function. | |
771 | */ | |
772 | ret = clk_prepare_enable(data->thermal_clk); | |
773 | if (ret) { | |
774 | dev_err(&pdev->dev, "failed to enable thermal clk: %d\n", ret); | |
c589c566 | 775 | goto legacy_cleanup; |
90a21ff5 HK |
776 | } |
777 | ||
ca3de46b | 778 | data->tz = thermal_zone_device_register("imx_thermal_zone", |
017e5142 PZ |
779 | IMX_TRIP_NUM, |
780 | BIT(IMX_TRIP_PASSIVE), data, | |
ca3de46b SG |
781 | &imx_tz_ops, NULL, |
782 | IMX_PASSIVE_DELAY, | |
783 | IMX_POLLING_DELAY); | |
784 | if (IS_ERR(data->tz)) { | |
785 | ret = PTR_ERR(data->tz); | |
786 | dev_err(&pdev->dev, | |
787 | "failed to register thermal zone device %d\n", ret); | |
b6ad3981 | 788 | goto clk_disable; |
ca3de46b SG |
789 | } |
790 | ||
a2291bad TH |
791 | dev_info(&pdev->dev, "%s CPU temperature grade - max:%dC" |
792 | " critical:%dC passive:%dC\n", data->temp_grade, | |
793 | data->temp_max / 1000, data->temp_critical / 1000, | |
794 | data->temp_passive / 1000); | |
795 | ||
37713a1e | 796 | /* Enable measurements at ~ 10 Hz */ |
f085f672 AH |
797 | regmap_write(map, data->socdata->measure_freq_ctrl + REG_CLR, |
798 | data->socdata->measure_freq_mask); | |
37713a1e | 799 | measure_freq = DIV_ROUND_UP(32768, 10); /* 10 Hz */ |
f085f672 AH |
800 | regmap_write(map, data->socdata->measure_freq_ctrl + REG_SET, |
801 | measure_freq << data->socdata->measure_freq_shift); | |
37713a1e | 802 | imx_set_alarm_temp(data, data->temp_passive); |
3c94f17e AH |
803 | |
804 | if (data->socdata->version == TEMPMON_IMX6SX) | |
805 | imx_set_panic_temp(data, data->temp_critical); | |
806 | ||
f085f672 AH |
807 | regmap_write(map, data->socdata->sensor_ctrl + REG_CLR, |
808 | data->socdata->power_down_mask); | |
809 | regmap_write(map, data->socdata->sensor_ctrl + REG_SET, | |
810 | data->socdata->measure_temp_mask); | |
37713a1e | 811 | |
cf1ba1d7 | 812 | data->irq_enabled = true; |
7f4957be AP |
813 | ret = thermal_zone_device_enable(data->tz); |
814 | if (ret) | |
815 | goto thermal_zone_unregister; | |
cf1ba1d7 | 816 | |
84866ee5 BP |
817 | ret = devm_request_threaded_irq(&pdev->dev, data->irq, |
818 | imx_thermal_alarm_irq, imx_thermal_alarm_irq_thread, | |
819 | 0, "imx_thermal", data); | |
820 | if (ret < 0) { | |
821 | dev_err(&pdev->dev, "failed to request alarm irq: %d\n", ret); | |
b6ad3981 | 822 | goto thermal_zone_unregister; |
84866ee5 BP |
823 | } |
824 | ||
ca3de46b | 825 | return 0; |
b6ad3981 AH |
826 | |
827 | thermal_zone_unregister: | |
828 | thermal_zone_device_unregister(data->tz); | |
829 | clk_disable: | |
830 | clk_disable_unprepare(data->thermal_clk); | |
c589c566 AH |
831 | legacy_cleanup: |
832 | imx_thermal_unregister_legacy_cooling(data); | |
b6ad3981 AH |
833 | |
834 | return ret; | |
ca3de46b SG |
835 | } |
836 | ||
837 | static int imx_thermal_remove(struct platform_device *pdev) | |
838 | { | |
839 | struct imx_thermal_data *data = platform_get_drvdata(pdev); | |
37713a1e PZ |
840 | struct regmap *map = data->tempmon; |
841 | ||
842 | /* Disable measurements */ | |
f085f672 AH |
843 | regmap_write(map, data->socdata->sensor_ctrl + REG_SET, |
844 | data->socdata->power_down_mask); | |
329fe7b1 AH |
845 | if (!IS_ERR(data->thermal_clk)) |
846 | clk_disable_unprepare(data->thermal_clk); | |
ca3de46b SG |
847 | |
848 | thermal_zone_device_unregister(data->tz); | |
9db11010 | 849 | imx_thermal_unregister_legacy_cooling(data); |
ca3de46b SG |
850 | |
851 | return 0; | |
852 | } | |
853 | ||
b009514f | 854 | static int __maybe_unused imx_thermal_suspend(struct device *dev) |
ca3de46b SG |
855 | { |
856 | struct imx_thermal_data *data = dev_get_drvdata(dev); | |
7f4957be | 857 | int ret; |
ca3de46b | 858 | |
b46cce59 AH |
859 | /* |
860 | * Need to disable thermal sensor, otherwise, when thermal core | |
861 | * try to get temperature before thermal sensor resume, a wrong | |
862 | * temperature will be read as the thermal sensor is powered | |
7f4957be AP |
863 | * down. This is done in set_mode() operation called from |
864 | * thermal_zone_device_disable() | |
b46cce59 | 865 | */ |
7f4957be AP |
866 | ret = thermal_zone_device_disable(data->tz); |
867 | if (ret) | |
868 | return ret; | |
d26eef8b | 869 | clk_disable_unprepare(data->thermal_clk); |
ca3de46b SG |
870 | |
871 | return 0; | |
872 | } | |
873 | ||
b009514f | 874 | static int __maybe_unused imx_thermal_resume(struct device *dev) |
ca3de46b | 875 | { |
b46cce59 | 876 | struct imx_thermal_data *data = dev_get_drvdata(dev); |
e3bdc8d7 | 877 | int ret; |
b46cce59 | 878 | |
e3bdc8d7 AY |
879 | ret = clk_prepare_enable(data->thermal_clk); |
880 | if (ret) | |
881 | return ret; | |
b46cce59 | 882 | /* Enabled thermal sensor after resume */ |
7f4957be AP |
883 | ret = thermal_zone_device_enable(data->tz); |
884 | if (ret) | |
885 | return ret; | |
b46cce59 | 886 | |
ca3de46b SG |
887 | return 0; |
888 | } | |
ca3de46b SG |
889 | |
890 | static SIMPLE_DEV_PM_OPS(imx_thermal_pm_ops, | |
891 | imx_thermal_suspend, imx_thermal_resume); | |
892 | ||
ca3de46b SG |
893 | static struct platform_driver imx_thermal = { |
894 | .driver = { | |
895 | .name = "imx_thermal", | |
ca3de46b SG |
896 | .pm = &imx_thermal_pm_ops, |
897 | .of_match_table = of_imx_thermal_match, | |
898 | }, | |
899 | .probe = imx_thermal_probe, | |
900 | .remove = imx_thermal_remove, | |
901 | }; | |
902 | module_platform_driver(imx_thermal); | |
903 | ||
904 | MODULE_AUTHOR("Freescale Semiconductor, Inc."); | |
905 | MODULE_DESCRIPTION("Thermal driver for Freescale i.MX SoCs"); | |
906 | MODULE_LICENSE("GPL v2"); | |
907 | MODULE_ALIAS("platform:imx-thermal"); |