iio: Remove timestamp argument from iio_trigger_poll() and iio_trigger_poll_chained()
[linux-2.6-block.git] / drivers / staging / iio / trigger / iio-trig-bfin-timer.c
CommitLineData
ea5dbf96
MH
1/*
2 * Copyright 2011 Analog Devices Inc.
3 *
4 * Licensed under the GPL-2.
5 *
6 */
7
8#include <linux/kernel.h>
9#include <linux/module.h>
10#include <linux/platform_device.h>
11#include <linux/slab.h>
12#include <linux/interrupt.h>
13#include <linux/irq.h>
14#include <linux/delay.h>
15
16#include <asm/gptimers.h>
587a5124 17#include <asm/portmux.h>
ea5dbf96 18
06458e27
JC
19#include <linux/iio/iio.h>
20#include <linux/iio/trigger.h>
ea5dbf96 21
587a5124
LPC
22#include "iio-trig-bfin-timer.h"
23
ea5dbf96
MH
24struct bfin_timer {
25 unsigned short id, bit;
26 unsigned long irqbit;
27 int irq;
587a5124 28 int pin;
ea5dbf96
MH
29};
30
31/*
32 * this covers all hardware timer configurations on
33 * all Blackfin derivatives out there today
34 */
35
36static struct bfin_timer iio_bfin_timer_code[MAX_BLACKFIN_GPTIMERS] = {
587a5124
LPC
37 {TIMER0_id, TIMER0bit, TIMER_STATUS_TIMIL0, IRQ_TIMER0, P_TMR0},
38 {TIMER1_id, TIMER1bit, TIMER_STATUS_TIMIL1, IRQ_TIMER1, P_TMR1},
39 {TIMER2_id, TIMER2bit, TIMER_STATUS_TIMIL2, IRQ_TIMER2, P_TMR2},
ea5dbf96 40#if (MAX_BLACKFIN_GPTIMERS > 3)
587a5124
LPC
41 {TIMER3_id, TIMER3bit, TIMER_STATUS_TIMIL3, IRQ_TIMER3, P_TMR3},
42 {TIMER4_id, TIMER4bit, TIMER_STATUS_TIMIL4, IRQ_TIMER4, P_TMR4},
43 {TIMER5_id, TIMER5bit, TIMER_STATUS_TIMIL5, IRQ_TIMER5, P_TMR5},
44 {TIMER6_id, TIMER6bit, TIMER_STATUS_TIMIL6, IRQ_TIMER6, P_TMR6},
45 {TIMER7_id, TIMER7bit, TIMER_STATUS_TIMIL7, IRQ_TIMER7, P_TMR7},
ea5dbf96
MH
46#endif
47#if (MAX_BLACKFIN_GPTIMERS > 8)
587a5124
LPC
48 {TIMER8_id, TIMER8bit, TIMER_STATUS_TIMIL8, IRQ_TIMER8, P_TMR8},
49 {TIMER9_id, TIMER9bit, TIMER_STATUS_TIMIL9, IRQ_TIMER9, P_TMR9},
50 {TIMER10_id, TIMER10bit, TIMER_STATUS_TIMIL10, IRQ_TIMER10, P_TMR10},
ea5dbf96 51#if (MAX_BLACKFIN_GPTIMERS > 11)
587a5124 52 {TIMER11_id, TIMER11bit, TIMER_STATUS_TIMIL11, IRQ_TIMER11, P_TMR11},
ea5dbf96
MH
53#endif
54#endif
55};
56
57struct bfin_tmr_state {
58 struct iio_trigger *trig;
59 struct bfin_timer *t;
60 unsigned timer_num;
587a5124
LPC
61 bool output_enable;
62 unsigned int duty;
ea5dbf96
MH
63 int irq;
64};
65
2aecc5b9
LPC
66static int iio_bfin_tmr_set_state(struct iio_trigger *trig, bool state)
67{
1e9663c6 68 struct bfin_tmr_state *st = iio_trigger_get_drvdata(trig);
2aecc5b9
LPC
69
70 if (get_gptimer_period(st->t->id) == 0)
71 return -EINVAL;
72
73 if (state)
74 enable_gptimers(st->t->bit);
75 else
76 disable_gptimers(st->t->bit);
77
78 return 0;
79}
80
ea5dbf96
MH
81static ssize_t iio_bfin_tmr_frequency_store(struct device *dev,
82 struct device_attribute *attr, const char *buf, size_t count)
83{
4bf81727 84 struct iio_trigger *trig = to_iio_trigger(dev);
1e9663c6 85 struct bfin_tmr_state *st = iio_trigger_get_drvdata(trig);
e5e26dd5 86 unsigned int val;
2aecc5b9 87 bool enabled;
ea5dbf96
MH
88 int ret;
89
e5e26dd5 90 ret = kstrtouint(buf, 10, &val);
ea5dbf96 91 if (ret)
e5e26dd5 92 return ret;
ea5dbf96 93
85528e88 94 if (val > 100000)
e5e26dd5 95 return -EINVAL;
ea5dbf96 96
2aecc5b9
LPC
97 enabled = get_enabled_gptimers() & st->t->bit;
98
99 if (enabled)
100 disable_gptimers(st->t->bit);
ea5dbf96 101
e5e26dd5
JH
102 if (val == 0)
103 return count;
ea5dbf96
MH
104
105 val = get_sclk() / val;
e5e26dd5
JH
106 if (val <= 4 || val <= st->duty)
107 return -EINVAL;
ea5dbf96
MH
108
109 set_gptimer_period(st->t->id, val);
587a5124 110 set_gptimer_pwidth(st->t->id, val - st->duty);
2aecc5b9
LPC
111
112 if (enabled)
113 enable_gptimers(st->t->bit);
ea5dbf96 114
e5e26dd5 115 return count;
ea5dbf96
MH
116}
117
118static ssize_t iio_bfin_tmr_frequency_show(struct device *dev,
119 struct device_attribute *attr,
120 char *buf)
121{
4bf81727 122 struct iio_trigger *trig = to_iio_trigger(dev);
1e9663c6 123 struct bfin_tmr_state *st = iio_trigger_get_drvdata(trig);
37812d2e
LPC
124 unsigned int period = get_gptimer_period(st->t->id);
125 unsigned long val;
ea5dbf96 126
37812d2e
LPC
127 if (period == 0)
128 val = 0;
129 else
130 val = get_sclk() / get_gptimer_period(st->t->id);
131
132 return sprintf(buf, "%lu\n", val);
ea5dbf96
MH
133}
134
135static DEVICE_ATTR(frequency, S_IRUGO | S_IWUSR, iio_bfin_tmr_frequency_show,
136 iio_bfin_tmr_frequency_store);
ea5dbf96
MH
137
138static struct attribute *iio_bfin_tmr_trigger_attrs[] = {
139 &dev_attr_frequency.attr,
ea5dbf96
MH
140 NULL,
141};
142
143static const struct attribute_group iio_bfin_tmr_trigger_attr_group = {
144 .attrs = iio_bfin_tmr_trigger_attrs,
145};
146
59c85e82
JC
147static const struct attribute_group *iio_bfin_tmr_trigger_attr_groups[] = {
148 &iio_bfin_tmr_trigger_attr_group,
149 NULL
150};
151
ea5dbf96
MH
152static irqreturn_t iio_bfin_tmr_trigger_isr(int irq, void *devid)
153{
154 struct bfin_tmr_state *st = devid;
155
156 clear_gptimer_intr(st->t->id);
398fd22b 157 iio_trigger_poll(st->trig);
ea5dbf96
MH
158
159 return IRQ_HANDLED;
160}
161
162static int iio_bfin_tmr_get_number(int irq)
163{
164 int i;
165
166 for (i = 0; i < MAX_BLACKFIN_GPTIMERS; i++)
167 if (iio_bfin_timer_code[i].irq == irq)
168 return i;
169
170 return -ENODEV;
171}
172
d29f73db 173static const struct iio_trigger_ops iio_bfin_tmr_trigger_ops = {
dafb7d1b 174 .owner = THIS_MODULE,
2aecc5b9 175 .set_trigger_state = iio_bfin_tmr_set_state,
d29f73db
JC
176};
177
4ae1c61f 178static int iio_bfin_tmr_trigger_probe(struct platform_device *pdev)
ea5dbf96 179{
587a5124 180 struct iio_bfin_timer_trigger_pdata *pdata = pdev->dev.platform_data;
ea5dbf96 181 struct bfin_tmr_state *st;
587a5124 182 unsigned int config;
ea5dbf96
MH
183 int ret;
184
185 st = kzalloc(sizeof(*st), GFP_KERNEL);
186 if (st == NULL) {
187 ret = -ENOMEM;
188 goto out;
189 }
190
191 st->irq = platform_get_irq(pdev, 0);
192 if (!st->irq) {
193 dev_err(&pdev->dev, "No IRQs specified");
194 ret = -ENODEV;
195 goto out1;
196 }
197
198 ret = iio_bfin_tmr_get_number(st->irq);
199 if (ret < 0)
200 goto out1;
201
202 st->timer_num = ret;
203 st->t = &iio_bfin_timer_code[st->timer_num];
204
7cbb7537 205 st->trig = iio_trigger_alloc("bfintmr%d", st->timer_num);
ea5dbf96
MH
206 if (!st->trig) {
207 ret = -ENOMEM;
208 goto out1;
209 }
210
d29f73db 211 st->trig->ops = &iio_bfin_tmr_trigger_ops;
59c85e82 212 st->trig->dev.groups = iio_bfin_tmr_trigger_attr_groups;
1e9663c6 213 iio_trigger_set_drvdata(st->trig, st);
ea5dbf96
MH
214 ret = iio_trigger_register(st->trig);
215 if (ret)
59c85e82 216 goto out2;
ea5dbf96
MH
217
218 ret = request_irq(st->irq, iio_bfin_tmr_trigger_isr,
219 0, st->trig->name, st);
220 if (ret) {
221 dev_err(&pdev->dev,
222 "request IRQ-%d failed", st->irq);
223 goto out4;
224 }
225
587a5124
LPC
226 config = PWM_OUT | PERIOD_CNT | IRQ_ENA;
227
228 if (pdata && pdata->output_enable) {
229 unsigned long long val;
230
231 st->output_enable = true;
232
233 ret = peripheral_request(st->t->pin, st->trig->name);
234 if (ret)
235 goto out_free_irq;
236
237 val = (unsigned long long)get_sclk() * pdata->duty_ns;
238 do_div(val, NSEC_PER_SEC);
239 st->duty = val;
240
241 /**
242 * The interrupt will be generated at the end of the period,
243 * since we want the interrupt to be generated at end of the
244 * pulse we invert both polarity and duty cycle, so that the
245 * pulse will be generated directly before the interrupt.
246 */
247 if (pdata->active_low)
248 config |= PULSE_HI;
249 } else {
250 st->duty = 1;
251 config |= OUT_DIS;
252 }
253
254 set_gptimer_config(st->t->id, config);
ea5dbf96
MH
255
256 dev_info(&pdev->dev, "iio trigger Blackfin TMR%d, IRQ-%d",
257 st->timer_num, st->irq);
258 platform_set_drvdata(pdev, st);
259
260 return 0;
587a5124
LPC
261out_free_irq:
262 free_irq(st->irq, st);
ea5dbf96
MH
263out4:
264 iio_trigger_unregister(st->trig);
ea5dbf96 265out2:
7cbb7537 266 iio_trigger_put(st->trig);
ea5dbf96
MH
267out1:
268 kfree(st);
269out:
270 return ret;
271}
272
447d4f29 273static int iio_bfin_tmr_trigger_remove(struct platform_device *pdev)
ea5dbf96
MH
274{
275 struct bfin_tmr_state *st = platform_get_drvdata(pdev);
276
277 disable_gptimers(st->t->bit);
587a5124
LPC
278 if (st->output_enable)
279 peripheral_free(st->t->pin);
ea5dbf96
MH
280 free_irq(st->irq, st);
281 iio_trigger_unregister(st->trig);
7cbb7537 282 iio_trigger_put(st->trig);
ea5dbf96
MH
283 kfree(st);
284
285 return 0;
286}
287
288static struct platform_driver iio_bfin_tmr_trigger_driver = {
289 .driver = {
290 .name = "iio_bfin_tmr_trigger",
291 .owner = THIS_MODULE,
292 },
293 .probe = iio_bfin_tmr_trigger_probe,
e543acf0 294 .remove = iio_bfin_tmr_trigger_remove,
ea5dbf96
MH
295};
296
5f953732 297module_platform_driver(iio_bfin_tmr_trigger_driver);
ea5dbf96
MH
298
299MODULE_AUTHOR("Michael Hennerich <hennerich@blackfin.uclinux.org>");
300MODULE_DESCRIPTION("Blackfin system timer based trigger for the iio subsystem");
301MODULE_LICENSE("GPL v2");
302MODULE_ALIAS("platform:iio-trig-bfin-timer");