Commit | Line | Data |
---|---|---|
61e115a5 MB |
1 | #ifndef LINUX_SSB_PRIVATE_H_ |
2 | #define LINUX_SSB_PRIVATE_H_ | |
3 | ||
4 | #include <linux/ssb/ssb.h> | |
5 | #include <linux/types.h> | |
7ffbffe3 | 6 | #include <linux/bcm47xx_wdt.h> |
61e115a5 MB |
7 | |
8 | ||
9 | #define PFX "ssb: " | |
10 | ||
11 | #ifdef CONFIG_SSB_SILENT | |
33a606ac JP |
12 | # define ssb_printk(fmt, ...) \ |
13 | do { if (0) printk(fmt, ##__VA_ARGS__); } while (0) | |
61e115a5 | 14 | #else |
33a606ac JP |
15 | # define ssb_printk(fmt, ...) \ |
16 | printk(fmt, ##__VA_ARGS__) | |
61e115a5 MB |
17 | #endif /* CONFIG_SSB_SILENT */ |
18 | ||
33a606ac JP |
19 | #define ssb_emerg(fmt, ...) ssb_printk(KERN_EMERG PFX fmt, ##__VA_ARGS__) |
20 | #define ssb_err(fmt, ...) ssb_printk(KERN_ERR PFX fmt, ##__VA_ARGS__) | |
21 | #define ssb_warn(fmt, ...) ssb_printk(KERN_WARNING PFX fmt, ##__VA_ARGS__) | |
22 | #define ssb_notice(fmt, ...) ssb_printk(KERN_NOTICE PFX fmt, ##__VA_ARGS__) | |
23 | #define ssb_info(fmt, ...) ssb_printk(KERN_INFO PFX fmt, ##__VA_ARGS__) | |
24 | #define ssb_cont(fmt, ...) ssb_printk(KERN_CONT fmt, ##__VA_ARGS__) | |
25 | ||
61e115a5 MB |
26 | /* dprintk: Debugging printk; vanishes for non-debug compilation */ |
27 | #ifdef CONFIG_SSB_DEBUG | |
33a606ac JP |
28 | # define ssb_dbg(fmt, ...) \ |
29 | ssb_printk(KERN_DEBUG PFX fmt, ##__VA_ARGS__) | |
61e115a5 | 30 | #else |
33a606ac JP |
31 | # define ssb_dbg(fmt, ...) \ |
32 | do { if (0) printk(KERN_DEBUG PFX fmt, ##__VA_ARGS__); } while (0) | |
61e115a5 MB |
33 | #endif |
34 | ||
35 | #ifdef CONFIG_SSB_DEBUG | |
36 | # define SSB_WARN_ON(x) WARN_ON(x) | |
37 | # define SSB_BUG_ON(x) BUG_ON(x) | |
38 | #else | |
39 | static inline int __ssb_do_nothing(int x) { return x; } | |
40 | # define SSB_WARN_ON(x) __ssb_do_nothing(unlikely(!!(x))) | |
41 | # define SSB_BUG_ON(x) __ssb_do_nothing(unlikely(!!(x))) | |
42 | #endif | |
43 | ||
44 | ||
45 | /* pci.c */ | |
46 | #ifdef CONFIG_SSB_PCIHOST | |
47 | extern int ssb_pci_switch_core(struct ssb_bus *bus, | |
48 | struct ssb_device *dev); | |
49 | extern int ssb_pci_switch_coreidx(struct ssb_bus *bus, | |
50 | u8 coreidx); | |
51 | extern int ssb_pci_xtal(struct ssb_bus *bus, u32 what, | |
52 | int turn_on); | |
53 | extern int ssb_pci_get_invariants(struct ssb_bus *bus, | |
54 | struct ssb_init_invariants *iv); | |
55 | extern void ssb_pci_exit(struct ssb_bus *bus); | |
56 | extern int ssb_pci_init(struct ssb_bus *bus); | |
57 | extern const struct ssb_bus_ops ssb_pci_ops; | |
58 | ||
59 | #else /* CONFIG_SSB_PCIHOST */ | |
60 | ||
61 | static inline int ssb_pci_switch_core(struct ssb_bus *bus, | |
62 | struct ssb_device *dev) | |
63 | { | |
64 | return 0; | |
65 | } | |
66 | static inline int ssb_pci_switch_coreidx(struct ssb_bus *bus, | |
67 | u8 coreidx) | |
68 | { | |
69 | return 0; | |
70 | } | |
71 | static inline int ssb_pci_xtal(struct ssb_bus *bus, u32 what, | |
72 | int turn_on) | |
73 | { | |
74 | return 0; | |
75 | } | |
76 | static inline void ssb_pci_exit(struct ssb_bus *bus) | |
77 | { | |
78 | } | |
79 | static inline int ssb_pci_init(struct ssb_bus *bus) | |
80 | { | |
81 | return 0; | |
82 | } | |
83 | #endif /* CONFIG_SSB_PCIHOST */ | |
84 | ||
85 | ||
86 | /* pcmcia.c */ | |
87 | #ifdef CONFIG_SSB_PCMCIAHOST | |
88 | extern int ssb_pcmcia_switch_core(struct ssb_bus *bus, | |
89 | struct ssb_device *dev); | |
90 | extern int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus, | |
91 | u8 coreidx); | |
92 | extern int ssb_pcmcia_switch_segment(struct ssb_bus *bus, | |
93 | u8 seg); | |
94 | extern int ssb_pcmcia_get_invariants(struct ssb_bus *bus, | |
95 | struct ssb_init_invariants *iv); | |
8fe2b65a | 96 | extern int ssb_pcmcia_hardware_setup(struct ssb_bus *bus); |
e7ec2e32 | 97 | extern void ssb_pcmcia_exit(struct ssb_bus *bus); |
61e115a5 MB |
98 | extern int ssb_pcmcia_init(struct ssb_bus *bus); |
99 | extern const struct ssb_bus_ops ssb_pcmcia_ops; | |
100 | #else /* CONFIG_SSB_PCMCIAHOST */ | |
101 | static inline int ssb_pcmcia_switch_core(struct ssb_bus *bus, | |
102 | struct ssb_device *dev) | |
103 | { | |
104 | return 0; | |
105 | } | |
106 | static inline int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus, | |
107 | u8 coreidx) | |
108 | { | |
109 | return 0; | |
110 | } | |
111 | static inline int ssb_pcmcia_switch_segment(struct ssb_bus *bus, | |
112 | u8 seg) | |
113 | { | |
114 | return 0; | |
115 | } | |
8fe2b65a MB |
116 | static inline int ssb_pcmcia_hardware_setup(struct ssb_bus *bus) |
117 | { | |
118 | return 0; | |
119 | } | |
e7ec2e32 MB |
120 | static inline void ssb_pcmcia_exit(struct ssb_bus *bus) |
121 | { | |
122 | } | |
61e115a5 MB |
123 | static inline int ssb_pcmcia_init(struct ssb_bus *bus) |
124 | { | |
125 | return 0; | |
126 | } | |
127 | #endif /* CONFIG_SSB_PCMCIAHOST */ | |
128 | ||
24ea602e AH |
129 | /* sdio.c */ |
130 | #ifdef CONFIG_SSB_SDIOHOST | |
131 | extern int ssb_sdio_get_invariants(struct ssb_bus *bus, | |
132 | struct ssb_init_invariants *iv); | |
133 | ||
134 | extern u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset); | |
135 | extern int ssb_sdio_switch_core(struct ssb_bus *bus, struct ssb_device *dev); | |
136 | extern int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx); | |
137 | extern int ssb_sdio_hardware_setup(struct ssb_bus *bus); | |
138 | extern void ssb_sdio_exit(struct ssb_bus *bus); | |
139 | extern int ssb_sdio_init(struct ssb_bus *bus); | |
140 | ||
141 | extern const struct ssb_bus_ops ssb_sdio_ops; | |
142 | #else /* CONFIG_SSB_SDIOHOST */ | |
143 | static inline u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset) | |
144 | { | |
145 | return 0; | |
146 | } | |
147 | static inline int ssb_sdio_switch_core(struct ssb_bus *bus, | |
148 | struct ssb_device *dev) | |
149 | { | |
150 | return 0; | |
151 | } | |
152 | static inline int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx) | |
153 | { | |
154 | return 0; | |
155 | } | |
156 | static inline int ssb_sdio_hardware_setup(struct ssb_bus *bus) | |
157 | { | |
158 | return 0; | |
159 | } | |
160 | static inline void ssb_sdio_exit(struct ssb_bus *bus) | |
161 | { | |
162 | } | |
163 | static inline int ssb_sdio_init(struct ssb_bus *bus) | |
164 | { | |
165 | return 0; | |
166 | } | |
167 | #endif /* CONFIG_SSB_SDIOHOST */ | |
168 | ||
61e115a5 MB |
169 | |
170 | /* scan.c */ | |
171 | extern const char *ssb_core_name(u16 coreid); | |
172 | extern int ssb_bus_scan(struct ssb_bus *bus, | |
173 | unsigned long baseaddr); | |
174 | extern void ssb_iounmap(struct ssb_bus *ssb); | |
175 | ||
176 | ||
e7ec2e32 MB |
177 | /* sprom.c */ |
178 | extern | |
179 | ssize_t ssb_attr_sprom_show(struct ssb_bus *bus, char *buf, | |
180 | int (*sprom_read)(struct ssb_bus *bus, u16 *sprom)); | |
181 | extern | |
182 | ssize_t ssb_attr_sprom_store(struct ssb_bus *bus, | |
183 | const char *buf, size_t count, | |
184 | int (*sprom_check_crc)(const u16 *sprom, size_t size), | |
185 | int (*sprom_write)(struct ssb_bus *bus, const u16 *sprom)); | |
b3ae52b6 HM |
186 | extern int ssb_fill_sprom_with_fallback(struct ssb_bus *bus, |
187 | struct ssb_sprom *out); | |
e7ec2e32 MB |
188 | |
189 | ||
61e115a5 MB |
190 | /* core.c */ |
191 | extern u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m); | |
61e115a5 | 192 | extern struct ssb_bus *ssb_pci_dev_to_bus(struct pci_dev *pdev); |
aab547ce MB |
193 | int ssb_for_each_bus_call(unsigned long data, |
194 | int (*func)(struct ssb_bus *bus, unsigned long data)); | |
e7ec2e32 MB |
195 | extern struct ssb_bus *ssb_pcmcia_dev_to_bus(struct pcmcia_device *pdev); |
196 | ||
3ba6018a MB |
197 | struct ssb_freeze_context { |
198 | /* Pointer to the bus */ | |
199 | struct ssb_bus *bus; | |
200 | /* Boolean list to indicate whether a device is frozen on this bus. */ | |
201 | bool device_frozen[SSB_MAX_NR_CORES]; | |
202 | }; | |
203 | extern int ssb_devices_freeze(struct ssb_bus *bus, struct ssb_freeze_context *ctx); | |
204 | extern int ssb_devices_thaw(struct ssb_freeze_context *ctx); | |
205 | ||
206 | ||
61e115a5 MB |
207 | |
208 | /* b43_pci_bridge.c */ | |
c7084535 | 209 | #ifdef CONFIG_SSB_B43_PCI_BRIDGE |
61e115a5 MB |
210 | extern int __init b43_pci_ssb_bridge_init(void); |
211 | extern void __exit b43_pci_ssb_bridge_exit(void); | |
0052b8bb | 212 | #else /* CONFIG_SSB_B43_PCI_BRIDGE */ |
61e115a5 MB |
213 | static inline int b43_pci_ssb_bridge_init(void) |
214 | { | |
215 | return 0; | |
216 | } | |
217 | static inline void b43_pci_ssb_bridge_exit(void) | |
218 | { | |
219 | } | |
0052b8bb | 220 | #endif /* CONFIG_SSB_B43_PCI_BRIDGE */ |
61e115a5 | 221 | |
d486a5b4 HM |
222 | /* driver_chipcommon_pmu.c */ |
223 | extern u32 ssb_pmu_get_cpu_clock(struct ssb_chipcommon *cc); | |
224 | extern u32 ssb_pmu_get_controlclock(struct ssb_chipcommon *cc); | |
f924e1e9 | 225 | extern u32 ssb_pmu_get_alp_clock(struct ssb_chipcommon *cc); |
d486a5b4 | 226 | |
7ffbffe3 HM |
227 | extern u32 ssb_chipco_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt, |
228 | u32 ticks); | |
229 | extern u32 ssb_chipco_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms); | |
230 | ||
72a525cb RM |
231 | /* driver_chipcommon_sflash.c */ |
232 | #ifdef CONFIG_SSB_SFLASH | |
233 | int ssb_sflash_init(struct ssb_chipcommon *cc); | |
234 | #else | |
235 | static inline int ssb_sflash_init(struct ssb_chipcommon *cc) | |
236 | { | |
237 | pr_err("Serial flash not supported\n"); | |
238 | return 0; | |
239 | } | |
240 | #endif /* CONFIG_SSB_SFLASH */ | |
241 | ||
c7a4a9e3 RM |
242 | #ifdef CONFIG_SSB_DRIVER_MIPS |
243 | extern struct platform_device ssb_pflash_dev; | |
244 | #endif | |
245 | ||
7b5d6043 RM |
246 | #ifdef CONFIG_SSB_SFLASH |
247 | extern struct platform_device ssb_sflash_dev; | |
248 | #endif | |
249 | ||
9f640a63 HM |
250 | #ifdef CONFIG_SSB_DRIVER_EXTIF |
251 | extern u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt, u32 ticks); | |
252 | extern u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms); | |
253 | #else | |
254 | static inline u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt, | |
255 | u32 ticks) | |
256 | { | |
257 | return 0; | |
258 | } | |
259 | static inline u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, | |
260 | u32 ms) | |
261 | { | |
262 | return 0; | |
263 | } | |
264 | #endif | |
bde327ef HM |
265 | |
266 | #ifdef CONFIG_SSB_EMBEDDED | |
267 | extern int ssb_watchdog_register(struct ssb_bus *bus); | |
268 | #else /* CONFIG_SSB_EMBEDDED */ | |
269 | static inline int ssb_watchdog_register(struct ssb_bus *bus) | |
270 | { | |
271 | return 0; | |
272 | } | |
273 | #endif /* CONFIG_SSB_EMBEDDED */ | |
274 | ||
394bc7e3 HM |
275 | #ifdef CONFIG_SSB_DRIVER_EXTIF |
276 | extern void ssb_extif_init(struct ssb_extif *extif); | |
277 | #else | |
278 | static inline void ssb_extif_init(struct ssb_extif *extif) | |
279 | { | |
280 | } | |
281 | #endif | |
282 | ||
ec43b08b HM |
283 | #ifdef CONFIG_SSB_DRIVER_GPIO |
284 | extern int ssb_gpio_init(struct ssb_bus *bus); | |
600485ed | 285 | extern int ssb_gpio_unregister(struct ssb_bus *bus); |
ec43b08b HM |
286 | #else /* CONFIG_SSB_DRIVER_GPIO */ |
287 | static inline int ssb_gpio_init(struct ssb_bus *bus) | |
288 | { | |
289 | return -ENOTSUPP; | |
290 | } | |
600485ed HM |
291 | static inline int ssb_gpio_unregister(struct ssb_bus *bus) |
292 | { | |
293 | return 0; | |
294 | } | |
ec43b08b HM |
295 | #endif /* CONFIG_SSB_DRIVER_GPIO */ |
296 | ||
61e115a5 | 297 | #endif /* LINUX_SSB_PRIVATE_H_ */ |