Commit | Line | Data |
---|---|---|
c942fddf | 1 | // SPDX-License-Identifier: GPL-2.0-or-later |
e0c9905e SS |
2 | /* |
3 | * Copyright (C) 2005 Stephen Street / StreetFire Sound Labs | |
a0d2642e | 4 | * Copyright (C) 2013, Intel Corporation |
e0c9905e SS |
5 | */ |
6 | ||
5ce25705 | 7 | #include <linux/acpi.h> |
8b136baa | 8 | #include <linux/bitops.h> |
5ce25705 AS |
9 | #include <linux/clk.h> |
10 | #include <linux/delay.h> | |
e0c9905e | 11 | #include <linux/device.h> |
cbfd6a21 | 12 | #include <linux/err.h> |
5ce25705 AS |
13 | #include <linux/errno.h> |
14 | #include <linux/gpio/consumer.h> | |
15 | #include <linux/gpio.h> | |
16 | #include <linux/init.h> | |
e0c9905e | 17 | #include <linux/interrupt.h> |
5ce25705 | 18 | #include <linux/ioport.h> |
9df461ec | 19 | #include <linux/kernel.h> |
5ce25705 | 20 | #include <linux/module.h> |
ae8fbf1d AS |
21 | #include <linux/mod_devicetable.h> |
22 | #include <linux/of.h> | |
34cadd9c | 23 | #include <linux/pci.h> |
e0c9905e | 24 | #include <linux/platform_device.h> |
5ce25705 | 25 | #include <linux/pm_runtime.h> |
f2faa3ec | 26 | #include <linux/property.h> |
5ce25705 | 27 | #include <linux/slab.h> |
8348c259 | 28 | #include <linux/spi/pxa2xx_spi.h> |
e0c9905e | 29 | #include <linux/spi/spi.h> |
e0c9905e | 30 | |
cd7bed00 | 31 | #include "spi-pxa2xx.h" |
e0c9905e SS |
32 | |
33 | MODULE_AUTHOR("Stephen Street"); | |
037cdafe | 34 | MODULE_DESCRIPTION("PXA2xx SSP SPI Controller"); |
e0c9905e | 35 | MODULE_LICENSE("GPL"); |
7e38c3c4 | 36 | MODULE_ALIAS("platform:pxa2xx-spi"); |
e0c9905e | 37 | |
f1f640a9 VS |
38 | #define TIMOUT_DFLT 1000 |
39 | ||
b97c74bd NF |
40 | /* |
41 | * for testing SSCR1 changes that require SSP restart, basically | |
42 | * everything except the service and interrupt enables, the pxa270 developer | |
43 | * manual says only SSCR1_SCFR, SSCR1_SPH, SSCR1_SPO need to be in this | |
44 | * list, but the PXA255 dev man says all bits without really meaning the | |
45 | * service and interrupt enables | |
46 | */ | |
47 | #define SSCR1_CHANGE_MASK (SSCR1_TTELP | SSCR1_TTE | SSCR1_SCFR \ | |
8d94cc50 | 48 | | SSCR1_ECRA | SSCR1_ECRB | SSCR1_SCLKDIR \ |
b97c74bd NF |
49 | | SSCR1_SFRMDIR | SSCR1_RWOT | SSCR1_TRAIL \ |
50 | | SSCR1_IFS | SSCR1_STRF | SSCR1_EFWR \ | |
51 | | SSCR1_RFT | SSCR1_TFT | SSCR1_MWDS \ | |
52 | | SSCR1_SPH | SSCR1_SPO | SSCR1_LBM) | |
8d94cc50 | 53 | |
e5262d05 WC |
54 | #define QUARK_X1000_SSCR1_CHANGE_MASK (QUARK_X1000_SSCR1_STRF \ |
55 | | QUARK_X1000_SSCR1_EFWR \ | |
56 | | QUARK_X1000_SSCR1_RFT \ | |
57 | | QUARK_X1000_SSCR1_TFT \ | |
58 | | SSCR1_SPH | SSCR1_SPO | SSCR1_LBM) | |
59 | ||
7c7289a4 AS |
60 | #define CE4100_SSCR1_CHANGE_MASK (SSCR1_TTELP | SSCR1_TTE | SSCR1_SCFR \ |
61 | | SSCR1_ECRA | SSCR1_ECRB | SSCR1_SCLKDIR \ | |
62 | | SSCR1_SFRMDIR | SSCR1_RWOT | SSCR1_TRAIL \ | |
63 | | SSCR1_IFS | SSCR1_STRF | SSCR1_EFWR \ | |
64 | | CE4100_SSCR1_RFT | CE4100_SSCR1_TFT | SSCR1_MWDS \ | |
65 | | SSCR1_SPH | SSCR1_SPO | SSCR1_LBM) | |
66 | ||
624ea72e JN |
67 | #define LPSS_GENERAL_REG_RXTO_HOLDOFF_DISABLE BIT(24) |
68 | #define LPSS_CS_CONTROL_SW_MODE BIT(0) | |
69 | #define LPSS_CS_CONTROL_CS_HIGH BIT(1) | |
8b136baa JN |
70 | #define LPSS_CAPS_CS_EN_SHIFT 9 |
71 | #define LPSS_CAPS_CS_EN_MASK (0xf << LPSS_CAPS_CS_EN_SHIFT) | |
a0d2642e | 72 | |
683f65de EG |
73 | #define LPSS_PRIV_CLOCK_GATE 0x38 |
74 | #define LPSS_PRIV_CLOCK_GATE_CLK_CTL_MASK 0x3 | |
75 | #define LPSS_PRIV_CLOCK_GATE_CLK_CTL_FORCE_ON 0x3 | |
76 | ||
dccf7369 JN |
77 | struct lpss_config { |
78 | /* LPSS offset from drv_data->ioaddr */ | |
79 | unsigned offset; | |
80 | /* Register offsets from drv_data->lpss_base or -1 */ | |
81 | int reg_general; | |
82 | int reg_ssp; | |
83 | int reg_cs_ctrl; | |
8b136baa | 84 | int reg_capabilities; |
dccf7369 JN |
85 | /* FIFO thresholds */ |
86 | u32 rx_threshold; | |
87 | u32 tx_threshold_lo; | |
88 | u32 tx_threshold_hi; | |
c1e4a53c MW |
89 | /* Chip select control */ |
90 | unsigned cs_sel_shift; | |
91 | unsigned cs_sel_mask; | |
30f3a6ab | 92 | unsigned cs_num; |
683f65de EG |
93 | /* Quirks */ |
94 | unsigned cs_clk_stays_gated : 1; | |
dccf7369 JN |
95 | }; |
96 | ||
97 | /* Keep these sorted with enum pxa_ssp_type */ | |
98 | static const struct lpss_config lpss_platforms[] = { | |
99 | { /* LPSS_LPT_SSP */ | |
100 | .offset = 0x800, | |
101 | .reg_general = 0x08, | |
102 | .reg_ssp = 0x0c, | |
103 | .reg_cs_ctrl = 0x18, | |
8b136baa | 104 | .reg_capabilities = -1, |
dccf7369 JN |
105 | .rx_threshold = 64, |
106 | .tx_threshold_lo = 160, | |
107 | .tx_threshold_hi = 224, | |
108 | }, | |
109 | { /* LPSS_BYT_SSP */ | |
110 | .offset = 0x400, | |
111 | .reg_general = 0x08, | |
112 | .reg_ssp = 0x0c, | |
113 | .reg_cs_ctrl = 0x18, | |
8b136baa | 114 | .reg_capabilities = -1, |
dccf7369 JN |
115 | .rx_threshold = 64, |
116 | .tx_threshold_lo = 160, | |
117 | .tx_threshold_hi = 224, | |
118 | }, | |
30f3a6ab MW |
119 | { /* LPSS_BSW_SSP */ |
120 | .offset = 0x400, | |
121 | .reg_general = 0x08, | |
122 | .reg_ssp = 0x0c, | |
123 | .reg_cs_ctrl = 0x18, | |
124 | .reg_capabilities = -1, | |
125 | .rx_threshold = 64, | |
126 | .tx_threshold_lo = 160, | |
127 | .tx_threshold_hi = 224, | |
128 | .cs_sel_shift = 2, | |
129 | .cs_sel_mask = 1 << 2, | |
130 | .cs_num = 2, | |
131 | }, | |
34cadd9c JN |
132 | { /* LPSS_SPT_SSP */ |
133 | .offset = 0x200, | |
134 | .reg_general = -1, | |
135 | .reg_ssp = 0x20, | |
136 | .reg_cs_ctrl = 0x24, | |
66ec246e | 137 | .reg_capabilities = -1, |
34cadd9c JN |
138 | .rx_threshold = 1, |
139 | .tx_threshold_lo = 32, | |
140 | .tx_threshold_hi = 56, | |
141 | }, | |
b7c08cf8 JN |
142 | { /* LPSS_BXT_SSP */ |
143 | .offset = 0x200, | |
144 | .reg_general = -1, | |
145 | .reg_ssp = 0x20, | |
146 | .reg_cs_ctrl = 0x24, | |
147 | .reg_capabilities = 0xfc, | |
148 | .rx_threshold = 1, | |
149 | .tx_threshold_lo = 16, | |
150 | .tx_threshold_hi = 48, | |
c1e4a53c MW |
151 | .cs_sel_shift = 8, |
152 | .cs_sel_mask = 3 << 8, | |
6eefaee4 | 153 | .cs_clk_stays_gated = true, |
b7c08cf8 | 154 | }, |
fc0b2acc JN |
155 | { /* LPSS_CNL_SSP */ |
156 | .offset = 0x200, | |
157 | .reg_general = -1, | |
158 | .reg_ssp = 0x20, | |
159 | .reg_cs_ctrl = 0x24, | |
160 | .reg_capabilities = 0xfc, | |
161 | .rx_threshold = 1, | |
162 | .tx_threshold_lo = 32, | |
163 | .tx_threshold_hi = 56, | |
164 | .cs_sel_shift = 8, | |
165 | .cs_sel_mask = 3 << 8, | |
683f65de | 166 | .cs_clk_stays_gated = true, |
fc0b2acc | 167 | }, |
dccf7369 JN |
168 | }; |
169 | ||
170 | static inline const struct lpss_config | |
171 | *lpss_get_config(const struct driver_data *drv_data) | |
172 | { | |
173 | return &lpss_platforms[drv_data->ssp_type - LPSS_LPT_SSP]; | |
174 | } | |
175 | ||
a0d2642e MW |
176 | static bool is_lpss_ssp(const struct driver_data *drv_data) |
177 | { | |
03fbf488 JN |
178 | switch (drv_data->ssp_type) { |
179 | case LPSS_LPT_SSP: | |
180 | case LPSS_BYT_SSP: | |
30f3a6ab | 181 | case LPSS_BSW_SSP: |
34cadd9c | 182 | case LPSS_SPT_SSP: |
b7c08cf8 | 183 | case LPSS_BXT_SSP: |
fc0b2acc | 184 | case LPSS_CNL_SSP: |
03fbf488 JN |
185 | return true; |
186 | default: | |
187 | return false; | |
188 | } | |
a0d2642e MW |
189 | } |
190 | ||
e5262d05 WC |
191 | static bool is_quark_x1000_ssp(const struct driver_data *drv_data) |
192 | { | |
193 | return drv_data->ssp_type == QUARK_X1000_SSP; | |
194 | } | |
195 | ||
41c98841 AS |
196 | static bool is_mmp2_ssp(const struct driver_data *drv_data) |
197 | { | |
198 | return drv_data->ssp_type == MMP2_SSP; | |
199 | } | |
200 | ||
4fdb2424 WC |
201 | static u32 pxa2xx_spi_get_ssrc1_change_mask(const struct driver_data *drv_data) |
202 | { | |
203 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
204 | case QUARK_X1000_SSP: |
205 | return QUARK_X1000_SSCR1_CHANGE_MASK; | |
7c7289a4 AS |
206 | case CE4100_SSP: |
207 | return CE4100_SSCR1_CHANGE_MASK; | |
4fdb2424 WC |
208 | default: |
209 | return SSCR1_CHANGE_MASK; | |
210 | } | |
211 | } | |
212 | ||
213 | static u32 | |
214 | pxa2xx_spi_get_rx_default_thre(const struct driver_data *drv_data) | |
215 | { | |
216 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
217 | case QUARK_X1000_SSP: |
218 | return RX_THRESH_QUARK_X1000_DFLT; | |
7c7289a4 AS |
219 | case CE4100_SSP: |
220 | return RX_THRESH_CE4100_DFLT; | |
4fdb2424 WC |
221 | default: |
222 | return RX_THRESH_DFLT; | |
223 | } | |
224 | } | |
225 | ||
226 | static bool pxa2xx_spi_txfifo_full(const struct driver_data *drv_data) | |
227 | { | |
4fdb2424 WC |
228 | u32 mask; |
229 | ||
230 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
231 | case QUARK_X1000_SSP: |
232 | mask = QUARK_X1000_SSSR_TFL_MASK; | |
233 | break; | |
7c7289a4 AS |
234 | case CE4100_SSP: |
235 | mask = CE4100_SSSR_TFL_MASK; | |
236 | break; | |
4fdb2424 WC |
237 | default: |
238 | mask = SSSR_TFL_MASK; | |
239 | break; | |
240 | } | |
241 | ||
c039dd27 | 242 | return (pxa2xx_spi_read(drv_data, SSSR) & mask) == mask; |
4fdb2424 WC |
243 | } |
244 | ||
245 | static void pxa2xx_spi_clear_rx_thre(const struct driver_data *drv_data, | |
246 | u32 *sccr1_reg) | |
247 | { | |
248 | u32 mask; | |
249 | ||
250 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
251 | case QUARK_X1000_SSP: |
252 | mask = QUARK_X1000_SSCR1_RFT; | |
253 | break; | |
7c7289a4 AS |
254 | case CE4100_SSP: |
255 | mask = CE4100_SSCR1_RFT; | |
256 | break; | |
4fdb2424 WC |
257 | default: |
258 | mask = SSCR1_RFT; | |
259 | break; | |
260 | } | |
261 | *sccr1_reg &= ~mask; | |
262 | } | |
263 | ||
264 | static void pxa2xx_spi_set_rx_thre(const struct driver_data *drv_data, | |
265 | u32 *sccr1_reg, u32 threshold) | |
266 | { | |
267 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
268 | case QUARK_X1000_SSP: |
269 | *sccr1_reg |= QUARK_X1000_SSCR1_RxTresh(threshold); | |
270 | break; | |
7c7289a4 AS |
271 | case CE4100_SSP: |
272 | *sccr1_reg |= CE4100_SSCR1_RxTresh(threshold); | |
273 | break; | |
4fdb2424 WC |
274 | default: |
275 | *sccr1_reg |= SSCR1_RxTresh(threshold); | |
276 | break; | |
277 | } | |
278 | } | |
279 | ||
280 | static u32 pxa2xx_configure_sscr0(const struct driver_data *drv_data, | |
281 | u32 clk_div, u8 bits) | |
282 | { | |
283 | switch (drv_data->ssp_type) { | |
e5262d05 WC |
284 | case QUARK_X1000_SSP: |
285 | return clk_div | |
286 | | QUARK_X1000_SSCR0_Motorola | |
287 | | QUARK_X1000_SSCR0_DataSize(bits > 32 ? 8 : bits) | |
288 | | SSCR0_SSE; | |
4fdb2424 WC |
289 | default: |
290 | return clk_div | |
291 | | SSCR0_Motorola | |
292 | | SSCR0_DataSize(bits > 16 ? bits - 16 : bits) | |
293 | | SSCR0_SSE | |
294 | | (bits > 16 ? SSCR0_EDSS : 0); | |
295 | } | |
296 | } | |
297 | ||
a0d2642e MW |
298 | /* |
299 | * Read and write LPSS SSP private registers. Caller must first check that | |
300 | * is_lpss_ssp() returns true before these can be called. | |
301 | */ | |
302 | static u32 __lpss_ssp_read_priv(struct driver_data *drv_data, unsigned offset) | |
303 | { | |
304 | WARN_ON(!drv_data->lpss_base); | |
305 | return readl(drv_data->lpss_base + offset); | |
306 | } | |
307 | ||
308 | static void __lpss_ssp_write_priv(struct driver_data *drv_data, | |
309 | unsigned offset, u32 value) | |
310 | { | |
311 | WARN_ON(!drv_data->lpss_base); | |
312 | writel(value, drv_data->lpss_base + offset); | |
313 | } | |
314 | ||
315 | /* | |
316 | * lpss_ssp_setup - perform LPSS SSP specific setup | |
317 | * @drv_data: pointer to the driver private data | |
318 | * | |
319 | * Perform LPSS SSP specific setup. This function must be called first if | |
320 | * one is going to use LPSS SSP private registers. | |
321 | */ | |
322 | static void lpss_ssp_setup(struct driver_data *drv_data) | |
323 | { | |
dccf7369 JN |
324 | const struct lpss_config *config; |
325 | u32 value; | |
a0d2642e | 326 | |
dccf7369 JN |
327 | config = lpss_get_config(drv_data); |
328 | drv_data->lpss_base = drv_data->ioaddr + config->offset; | |
a0d2642e MW |
329 | |
330 | /* Enable software chip select control */ | |
0e897218 | 331 | value = __lpss_ssp_read_priv(drv_data, config->reg_cs_ctrl); |
624ea72e JN |
332 | value &= ~(LPSS_CS_CONTROL_SW_MODE | LPSS_CS_CONTROL_CS_HIGH); |
333 | value |= LPSS_CS_CONTROL_SW_MODE | LPSS_CS_CONTROL_CS_HIGH; | |
dccf7369 | 334 | __lpss_ssp_write_priv(drv_data, config->reg_cs_ctrl, value); |
0054e28d MW |
335 | |
336 | /* Enable multiblock DMA transfers */ | |
51eea52d | 337 | if (drv_data->controller_info->enable_dma) { |
dccf7369 | 338 | __lpss_ssp_write_priv(drv_data, config->reg_ssp, 1); |
1de70612 | 339 | |
82ba2c2a JN |
340 | if (config->reg_general >= 0) { |
341 | value = __lpss_ssp_read_priv(drv_data, | |
342 | config->reg_general); | |
624ea72e | 343 | value |= LPSS_GENERAL_REG_RXTO_HOLDOFF_DISABLE; |
82ba2c2a JN |
344 | __lpss_ssp_write_priv(drv_data, |
345 | config->reg_general, value); | |
346 | } | |
1de70612 | 347 | } |
a0d2642e MW |
348 | } |
349 | ||
d5898e19 | 350 | static void lpss_ssp_select_cs(struct spi_device *spi, |
c1e4a53c MW |
351 | const struct lpss_config *config) |
352 | { | |
d5898e19 JN |
353 | struct driver_data *drv_data = |
354 | spi_controller_get_devdata(spi->controller); | |
c1e4a53c MW |
355 | u32 value, cs; |
356 | ||
357 | if (!config->cs_sel_mask) | |
358 | return; | |
359 | ||
360 | value = __lpss_ssp_read_priv(drv_data, config->reg_cs_ctrl); | |
361 | ||
d5898e19 | 362 | cs = spi->chip_select; |
c1e4a53c MW |
363 | cs <<= config->cs_sel_shift; |
364 | if (cs != (value & config->cs_sel_mask)) { | |
365 | /* | |
366 | * When switching another chip select output active the | |
367 | * output must be selected first and wait 2 ssp_clk cycles | |
368 | * before changing state to active. Otherwise a short | |
369 | * glitch will occur on the previous chip select since | |
370 | * output select is latched but state control is not. | |
371 | */ | |
372 | value &= ~config->cs_sel_mask; | |
373 | value |= cs; | |
374 | __lpss_ssp_write_priv(drv_data, | |
375 | config->reg_cs_ctrl, value); | |
376 | ndelay(1000000000 / | |
51eea52d | 377 | (drv_data->controller->max_speed_hz / 2)); |
c1e4a53c MW |
378 | } |
379 | } | |
380 | ||
d5898e19 | 381 | static void lpss_ssp_cs_control(struct spi_device *spi, bool enable) |
a0d2642e | 382 | { |
d5898e19 JN |
383 | struct driver_data *drv_data = |
384 | spi_controller_get_devdata(spi->controller); | |
dccf7369 | 385 | const struct lpss_config *config; |
c1e4a53c | 386 | u32 value; |
a0d2642e | 387 | |
dccf7369 JN |
388 | config = lpss_get_config(drv_data); |
389 | ||
c1e4a53c | 390 | if (enable) |
d5898e19 | 391 | lpss_ssp_select_cs(spi, config); |
c1e4a53c | 392 | |
dccf7369 | 393 | value = __lpss_ssp_read_priv(drv_data, config->reg_cs_ctrl); |
c1e4a53c | 394 | if (enable) |
624ea72e | 395 | value &= ~LPSS_CS_CONTROL_CS_HIGH; |
c1e4a53c | 396 | else |
624ea72e | 397 | value |= LPSS_CS_CONTROL_CS_HIGH; |
dccf7369 | 398 | __lpss_ssp_write_priv(drv_data, config->reg_cs_ctrl, value); |
683f65de EG |
399 | if (config->cs_clk_stays_gated) { |
400 | u32 clkgate; | |
401 | ||
402 | /* | |
403 | * Changing CS alone when dynamic clock gating is on won't | |
404 | * actually flip CS at that time. This ruins SPI transfers | |
405 | * that specify delays, or have no data. Toggle the clock mode | |
406 | * to force on briefly to poke the CS pin to move. | |
407 | */ | |
408 | clkgate = __lpss_ssp_read_priv(drv_data, LPSS_PRIV_CLOCK_GATE); | |
409 | value = (clkgate & ~LPSS_PRIV_CLOCK_GATE_CLK_CTL_MASK) | | |
410 | LPSS_PRIV_CLOCK_GATE_CLK_CTL_FORCE_ON; | |
411 | ||
412 | __lpss_ssp_write_priv(drv_data, LPSS_PRIV_CLOCK_GATE, value); | |
413 | __lpss_ssp_write_priv(drv_data, LPSS_PRIV_CLOCK_GATE, clkgate); | |
414 | } | |
a0d2642e MW |
415 | } |
416 | ||
d5898e19 | 417 | static void cs_assert(struct spi_device *spi) |
a7bb3909 | 418 | { |
d5898e19 JN |
419 | struct chip_data *chip = spi_get_ctldata(spi); |
420 | struct driver_data *drv_data = | |
421 | spi_controller_get_devdata(spi->controller); | |
a7bb3909 | 422 | |
2a8626a9 | 423 | if (drv_data->ssp_type == CE4100_SSP) { |
96579a4e | 424 | pxa2xx_spi_write(drv_data, SSSR, chip->frm); |
2a8626a9 SAS |
425 | return; |
426 | } | |
427 | ||
a7bb3909 EM |
428 | if (chip->cs_control) { |
429 | chip->cs_control(PXA2XX_CS_ASSERT); | |
430 | return; | |
431 | } | |
432 | ||
c18d925f JK |
433 | if (chip->gpiod_cs) { |
434 | gpiod_set_value(chip->gpiod_cs, chip->gpio_cs_inverted); | |
a0d2642e MW |
435 | return; |
436 | } | |
437 | ||
7566bcc7 | 438 | if (is_lpss_ssp(drv_data)) |
d5898e19 | 439 | lpss_ssp_cs_control(spi, true); |
a7bb3909 EM |
440 | } |
441 | ||
d5898e19 | 442 | static void cs_deassert(struct spi_device *spi) |
a7bb3909 | 443 | { |
d5898e19 JN |
444 | struct chip_data *chip = spi_get_ctldata(spi); |
445 | struct driver_data *drv_data = | |
446 | spi_controller_get_devdata(spi->controller); | |
104e51af | 447 | unsigned long timeout; |
a7bb3909 | 448 | |
2a8626a9 SAS |
449 | if (drv_data->ssp_type == CE4100_SSP) |
450 | return; | |
451 | ||
104e51af JN |
452 | /* Wait until SSP becomes idle before deasserting the CS */ |
453 | timeout = jiffies + msecs_to_jiffies(10); | |
454 | while (pxa2xx_spi_read(drv_data, SSSR) & SSSR_BSY && | |
455 | !time_after(jiffies, timeout)) | |
456 | cpu_relax(); | |
457 | ||
a7bb3909 | 458 | if (chip->cs_control) { |
2b2562d3 | 459 | chip->cs_control(PXA2XX_CS_DEASSERT); |
a7bb3909 EM |
460 | return; |
461 | } | |
462 | ||
c18d925f JK |
463 | if (chip->gpiod_cs) { |
464 | gpiod_set_value(chip->gpiod_cs, !chip->gpio_cs_inverted); | |
a0d2642e MW |
465 | return; |
466 | } | |
467 | ||
7566bcc7 | 468 | if (is_lpss_ssp(drv_data)) |
d5898e19 JN |
469 | lpss_ssp_cs_control(spi, false); |
470 | } | |
471 | ||
472 | static void pxa2xx_spi_set_cs(struct spi_device *spi, bool level) | |
473 | { | |
474 | if (level) | |
475 | cs_deassert(spi); | |
476 | else | |
477 | cs_assert(spi); | |
a7bb3909 EM |
478 | } |
479 | ||
cd7bed00 | 480 | int pxa2xx_spi_flush(struct driver_data *drv_data) |
e0c9905e SS |
481 | { |
482 | unsigned long limit = loops_per_jiffy << 1; | |
483 | ||
e0c9905e | 484 | do { |
c039dd27 JN |
485 | while (pxa2xx_spi_read(drv_data, SSSR) & SSSR_RNE) |
486 | pxa2xx_spi_read(drv_data, SSDR); | |
487 | } while ((pxa2xx_spi_read(drv_data, SSSR) & SSSR_BSY) && --limit); | |
2a8626a9 | 488 | write_SSSR_CS(drv_data, SSSR_ROR); |
e0c9905e SS |
489 | |
490 | return limit; | |
491 | } | |
492 | ||
29d7e05c LR |
493 | static void pxa2xx_spi_off(struct driver_data *drv_data) |
494 | { | |
41c98841 AS |
495 | /* On MMP, disabling SSE seems to corrupt the Rx FIFO */ |
496 | if (is_mmp2_ssp(drv_data)) | |
29d7e05c LR |
497 | return; |
498 | ||
499 | pxa2xx_spi_write(drv_data, SSCR0, | |
500 | pxa2xx_spi_read(drv_data, SSCR0) & ~SSCR0_SSE); | |
501 | } | |
502 | ||
8d94cc50 | 503 | static int null_writer(struct driver_data *drv_data) |
e0c9905e | 504 | { |
9708c121 | 505 | u8 n_bytes = drv_data->n_bytes; |
e0c9905e | 506 | |
4fdb2424 | 507 | if (pxa2xx_spi_txfifo_full(drv_data) |
8d94cc50 SS |
508 | || (drv_data->tx == drv_data->tx_end)) |
509 | return 0; | |
510 | ||
c039dd27 | 511 | pxa2xx_spi_write(drv_data, SSDR, 0); |
8d94cc50 SS |
512 | drv_data->tx += n_bytes; |
513 | ||
514 | return 1; | |
e0c9905e SS |
515 | } |
516 | ||
8d94cc50 | 517 | static int null_reader(struct driver_data *drv_data) |
e0c9905e | 518 | { |
9708c121 | 519 | u8 n_bytes = drv_data->n_bytes; |
e0c9905e | 520 | |
c039dd27 JN |
521 | while ((pxa2xx_spi_read(drv_data, SSSR) & SSSR_RNE) |
522 | && (drv_data->rx < drv_data->rx_end)) { | |
523 | pxa2xx_spi_read(drv_data, SSDR); | |
e0c9905e SS |
524 | drv_data->rx += n_bytes; |
525 | } | |
8d94cc50 SS |
526 | |
527 | return drv_data->rx == drv_data->rx_end; | |
e0c9905e SS |
528 | } |
529 | ||
8d94cc50 | 530 | static int u8_writer(struct driver_data *drv_data) |
e0c9905e | 531 | { |
4fdb2424 | 532 | if (pxa2xx_spi_txfifo_full(drv_data) |
8d94cc50 SS |
533 | || (drv_data->tx == drv_data->tx_end)) |
534 | return 0; | |
535 | ||
c039dd27 | 536 | pxa2xx_spi_write(drv_data, SSDR, *(u8 *)(drv_data->tx)); |
8d94cc50 SS |
537 | ++drv_data->tx; |
538 | ||
539 | return 1; | |
e0c9905e SS |
540 | } |
541 | ||
8d94cc50 | 542 | static int u8_reader(struct driver_data *drv_data) |
e0c9905e | 543 | { |
c039dd27 JN |
544 | while ((pxa2xx_spi_read(drv_data, SSSR) & SSSR_RNE) |
545 | && (drv_data->rx < drv_data->rx_end)) { | |
546 | *(u8 *)(drv_data->rx) = pxa2xx_spi_read(drv_data, SSDR); | |
e0c9905e SS |
547 | ++drv_data->rx; |
548 | } | |
8d94cc50 SS |
549 | |
550 | return drv_data->rx == drv_data->rx_end; | |
e0c9905e SS |
551 | } |
552 | ||
8d94cc50 | 553 | static int u16_writer(struct driver_data *drv_data) |
e0c9905e | 554 | { |
4fdb2424 | 555 | if (pxa2xx_spi_txfifo_full(drv_data) |
8d94cc50 SS |
556 | || (drv_data->tx == drv_data->tx_end)) |
557 | return 0; | |
558 | ||
c039dd27 | 559 | pxa2xx_spi_write(drv_data, SSDR, *(u16 *)(drv_data->tx)); |
8d94cc50 SS |
560 | drv_data->tx += 2; |
561 | ||
562 | return 1; | |
e0c9905e SS |
563 | } |
564 | ||
8d94cc50 | 565 | static int u16_reader(struct driver_data *drv_data) |
e0c9905e | 566 | { |
c039dd27 JN |
567 | while ((pxa2xx_spi_read(drv_data, SSSR) & SSSR_RNE) |
568 | && (drv_data->rx < drv_data->rx_end)) { | |
569 | *(u16 *)(drv_data->rx) = pxa2xx_spi_read(drv_data, SSDR); | |
e0c9905e SS |
570 | drv_data->rx += 2; |
571 | } | |
8d94cc50 SS |
572 | |
573 | return drv_data->rx == drv_data->rx_end; | |
e0c9905e | 574 | } |
8d94cc50 SS |
575 | |
576 | static int u32_writer(struct driver_data *drv_data) | |
e0c9905e | 577 | { |
4fdb2424 | 578 | if (pxa2xx_spi_txfifo_full(drv_data) |
8d94cc50 SS |
579 | || (drv_data->tx == drv_data->tx_end)) |
580 | return 0; | |
581 | ||
c039dd27 | 582 | pxa2xx_spi_write(drv_data, SSDR, *(u32 *)(drv_data->tx)); |
8d94cc50 SS |
583 | drv_data->tx += 4; |
584 | ||
585 | return 1; | |
e0c9905e SS |
586 | } |
587 | ||
8d94cc50 | 588 | static int u32_reader(struct driver_data *drv_data) |
e0c9905e | 589 | { |
c039dd27 JN |
590 | while ((pxa2xx_spi_read(drv_data, SSSR) & SSSR_RNE) |
591 | && (drv_data->rx < drv_data->rx_end)) { | |
592 | *(u32 *)(drv_data->rx) = pxa2xx_spi_read(drv_data, SSDR); | |
e0c9905e SS |
593 | drv_data->rx += 4; |
594 | } | |
8d94cc50 SS |
595 | |
596 | return drv_data->rx == drv_data->rx_end; | |
e0c9905e SS |
597 | } |
598 | ||
579d3bb2 SAS |
599 | static void reset_sccr1(struct driver_data *drv_data) |
600 | { | |
96579a4e | 601 | struct chip_data *chip = |
51eea52d | 602 | spi_get_ctldata(drv_data->controller->cur_msg->spi); |
579d3bb2 SAS |
603 | u32 sccr1_reg; |
604 | ||
c039dd27 | 605 | sccr1_reg = pxa2xx_spi_read(drv_data, SSCR1) & ~drv_data->int_cr1; |
152bc19e AS |
606 | switch (drv_data->ssp_type) { |
607 | case QUARK_X1000_SSP: | |
608 | sccr1_reg &= ~QUARK_X1000_SSCR1_RFT; | |
609 | break; | |
7c7289a4 AS |
610 | case CE4100_SSP: |
611 | sccr1_reg &= ~CE4100_SSCR1_RFT; | |
612 | break; | |
152bc19e AS |
613 | default: |
614 | sccr1_reg &= ~SSCR1_RFT; | |
615 | break; | |
616 | } | |
579d3bb2 | 617 | sccr1_reg |= chip->threshold; |
c039dd27 | 618 | pxa2xx_spi_write(drv_data, SSCR1, sccr1_reg); |
579d3bb2 SAS |
619 | } |
620 | ||
c07caca3 | 621 | static void int_error_stop(struct driver_data *drv_data, const char *msg) |
e0c9905e | 622 | { |
8d94cc50 | 623 | /* Stop and reset SSP */ |
2a8626a9 | 624 | write_SSSR_CS(drv_data, drv_data->clear_sr); |
579d3bb2 | 625 | reset_sccr1(drv_data); |
2a8626a9 | 626 | if (!pxa25x_ssp_comp(drv_data)) |
c039dd27 | 627 | pxa2xx_spi_write(drv_data, SSTO, 0); |
cd7bed00 | 628 | pxa2xx_spi_flush(drv_data); |
29d7e05c | 629 | pxa2xx_spi_off(drv_data); |
e0c9905e | 630 | |
8d94cc50 | 631 | dev_err(&drv_data->pdev->dev, "%s\n", msg); |
e0c9905e | 632 | |
51eea52d LR |
633 | drv_data->controller->cur_msg->status = -EIO; |
634 | spi_finalize_current_transfer(drv_data->controller); | |
8d94cc50 | 635 | } |
5daa3ba0 | 636 | |
8d94cc50 SS |
637 | static void int_transfer_complete(struct driver_data *drv_data) |
638 | { | |
07550df0 | 639 | /* Clear and disable interrupts */ |
2a8626a9 | 640 | write_SSSR_CS(drv_data, drv_data->clear_sr); |
579d3bb2 | 641 | reset_sccr1(drv_data); |
2a8626a9 | 642 | if (!pxa25x_ssp_comp(drv_data)) |
c039dd27 | 643 | pxa2xx_spi_write(drv_data, SSTO, 0); |
e0c9905e | 644 | |
51eea52d | 645 | spi_finalize_current_transfer(drv_data->controller); |
8d94cc50 | 646 | } |
e0c9905e | 647 | |
8d94cc50 SS |
648 | static irqreturn_t interrupt_transfer(struct driver_data *drv_data) |
649 | { | |
c039dd27 JN |
650 | u32 irq_mask = (pxa2xx_spi_read(drv_data, SSCR1) & SSCR1_TIE) ? |
651 | drv_data->mask_sr : drv_data->mask_sr & ~SSSR_TFS; | |
e0c9905e | 652 | |
c039dd27 | 653 | u32 irq_status = pxa2xx_spi_read(drv_data, SSSR) & irq_mask; |
e0c9905e | 654 | |
8d94cc50 SS |
655 | if (irq_status & SSSR_ROR) { |
656 | int_error_stop(drv_data, "interrupt_transfer: fifo overrun"); | |
657 | return IRQ_HANDLED; | |
658 | } | |
e0c9905e | 659 | |
ec93cb6f LR |
660 | if (irq_status & SSSR_TUR) { |
661 | int_error_stop(drv_data, "interrupt_transfer: fifo underrun"); | |
662 | return IRQ_HANDLED; | |
663 | } | |
664 | ||
8d94cc50 | 665 | if (irq_status & SSSR_TINT) { |
c039dd27 | 666 | pxa2xx_spi_write(drv_data, SSSR, SSSR_TINT); |
8d94cc50 SS |
667 | if (drv_data->read(drv_data)) { |
668 | int_transfer_complete(drv_data); | |
669 | return IRQ_HANDLED; | |
670 | } | |
671 | } | |
e0c9905e | 672 | |
8d94cc50 SS |
673 | /* Drain rx fifo, Fill tx fifo and prevent overruns */ |
674 | do { | |
675 | if (drv_data->read(drv_data)) { | |
676 | int_transfer_complete(drv_data); | |
677 | return IRQ_HANDLED; | |
678 | } | |
679 | } while (drv_data->write(drv_data)); | |
e0c9905e | 680 | |
8d94cc50 SS |
681 | if (drv_data->read(drv_data)) { |
682 | int_transfer_complete(drv_data); | |
683 | return IRQ_HANDLED; | |
684 | } | |
e0c9905e | 685 | |
8d94cc50 | 686 | if (drv_data->tx == drv_data->tx_end) { |
579d3bb2 SAS |
687 | u32 bytes_left; |
688 | u32 sccr1_reg; | |
689 | ||
c039dd27 | 690 | sccr1_reg = pxa2xx_spi_read(drv_data, SSCR1); |
579d3bb2 SAS |
691 | sccr1_reg &= ~SSCR1_TIE; |
692 | ||
693 | /* | |
694 | * PXA25x_SSP has no timeout, set up rx threshould for the | |
25985edc | 695 | * remaining RX bytes. |
579d3bb2 | 696 | */ |
2a8626a9 | 697 | if (pxa25x_ssp_comp(drv_data)) { |
4fdb2424 | 698 | u32 rx_thre; |
579d3bb2 | 699 | |
4fdb2424 | 700 | pxa2xx_spi_clear_rx_thre(drv_data, &sccr1_reg); |
579d3bb2 SAS |
701 | |
702 | bytes_left = drv_data->rx_end - drv_data->rx; | |
703 | switch (drv_data->n_bytes) { | |
704 | case 4: | |
2c183376 GS |
705 | bytes_left >>= 2; |
706 | break; | |
579d3bb2 SAS |
707 | case 2: |
708 | bytes_left >>= 1; | |
2c183376 | 709 | break; |
8d94cc50 | 710 | } |
579d3bb2 | 711 | |
4fdb2424 WC |
712 | rx_thre = pxa2xx_spi_get_rx_default_thre(drv_data); |
713 | if (rx_thre > bytes_left) | |
714 | rx_thre = bytes_left; | |
579d3bb2 | 715 | |
4fdb2424 | 716 | pxa2xx_spi_set_rx_thre(drv_data, &sccr1_reg, rx_thre); |
e0c9905e | 717 | } |
c039dd27 | 718 | pxa2xx_spi_write(drv_data, SSCR1, sccr1_reg); |
e0c9905e SS |
719 | } |
720 | ||
5daa3ba0 SS |
721 | /* We did something */ |
722 | return IRQ_HANDLED; | |
e0c9905e SS |
723 | } |
724 | ||
b0312482 JK |
725 | static void handle_bad_msg(struct driver_data *drv_data) |
726 | { | |
29d7e05c | 727 | pxa2xx_spi_off(drv_data); |
b0312482 JK |
728 | pxa2xx_spi_write(drv_data, SSCR1, |
729 | pxa2xx_spi_read(drv_data, SSCR1) & ~drv_data->int_cr1); | |
730 | if (!pxa25x_ssp_comp(drv_data)) | |
731 | pxa2xx_spi_write(drv_data, SSTO, 0); | |
732 | write_SSSR_CS(drv_data, drv_data->clear_sr); | |
733 | ||
734 | dev_err(&drv_data->pdev->dev, | |
735 | "bad message state in interrupt handler\n"); | |
736 | } | |
737 | ||
7d12e780 | 738 | static irqreturn_t ssp_int(int irq, void *dev_id) |
e0c9905e | 739 | { |
c7bec5ab | 740 | struct driver_data *drv_data = dev_id; |
7d94a505 | 741 | u32 sccr1_reg; |
49cbb1e0 SAS |
742 | u32 mask = drv_data->mask_sr; |
743 | u32 status; | |
744 | ||
7d94a505 MW |
745 | /* |
746 | * The IRQ might be shared with other peripherals so we must first | |
747 | * check that are we RPM suspended or not. If we are we assume that | |
748 | * the IRQ was not for us (we shouldn't be RPM suspended when the | |
749 | * interrupt is enabled). | |
750 | */ | |
751 | if (pm_runtime_suspended(&drv_data->pdev->dev)) | |
752 | return IRQ_NONE; | |
753 | ||
269e4a41 MW |
754 | /* |
755 | * If the device is not yet in RPM suspended state and we get an | |
756 | * interrupt that is meant for another device, check if status bits | |
757 | * are all set to one. That means that the device is already | |
758 | * powered off. | |
759 | */ | |
c039dd27 | 760 | status = pxa2xx_spi_read(drv_data, SSSR); |
269e4a41 MW |
761 | if (status == ~0) |
762 | return IRQ_NONE; | |
763 | ||
c039dd27 | 764 | sccr1_reg = pxa2xx_spi_read(drv_data, SSCR1); |
49cbb1e0 SAS |
765 | |
766 | /* Ignore possible writes if we don't need to write */ | |
767 | if (!(sccr1_reg & SSCR1_TIE)) | |
768 | mask &= ~SSSR_TFS; | |
769 | ||
02bc933e TJN |
770 | /* Ignore RX timeout interrupt if it is disabled */ |
771 | if (!(sccr1_reg & SSCR1_TINTE)) | |
772 | mask &= ~SSSR_TINT; | |
773 | ||
49cbb1e0 SAS |
774 | if (!(status & mask)) |
775 | return IRQ_NONE; | |
e0c9905e | 776 | |
e51e9b93 JK |
777 | pxa2xx_spi_write(drv_data, SSCR1, sccr1_reg & ~drv_data->int_cr1); |
778 | pxa2xx_spi_write(drv_data, SSCR1, sccr1_reg); | |
5daa3ba0 | 779 | |
51eea52d | 780 | if (!drv_data->controller->cur_msg) { |
b0312482 | 781 | handle_bad_msg(drv_data); |
e0c9905e SS |
782 | /* Never fail */ |
783 | return IRQ_HANDLED; | |
784 | } | |
785 | ||
786 | return drv_data->transfer_handler(drv_data); | |
787 | } | |
788 | ||
e5262d05 | 789 | /* |
9df461ec AS |
790 | * The Quark SPI has an additional 24 bit register (DDS_CLK_RATE) to multiply |
791 | * input frequency by fractions of 2^24. It also has a divider by 5. | |
792 | * | |
793 | * There are formulas to get baud rate value for given input frequency and | |
794 | * divider parameters, such as DDS_CLK_RATE and SCR: | |
795 | * | |
796 | * Fsys = 200MHz | |
797 | * | |
798 | * Fssp = Fsys * DDS_CLK_RATE / 2^24 (1) | |
799 | * Baud rate = Fsclk = Fssp / (2 * (SCR + 1)) (2) | |
800 | * | |
801 | * DDS_CLK_RATE either 2^n or 2^n / 5. | |
802 | * SCR is in range 0 .. 255 | |
803 | * | |
804 | * Divisor = 5^i * 2^j * 2 * k | |
805 | * i = [0, 1] i = 1 iff j = 0 or j > 3 | |
806 | * j = [0, 23] j = 0 iff i = 1 | |
807 | * k = [1, 256] | |
808 | * Special case: j = 0, i = 1: Divisor = 2 / 5 | |
809 | * | |
810 | * Accordingly to the specification the recommended values for DDS_CLK_RATE | |
811 | * are: | |
812 | * Case 1: 2^n, n = [0, 23] | |
813 | * Case 2: 2^24 * 2 / 5 (0x666666) | |
814 | * Case 3: less than or equal to 2^24 / 5 / 16 (0x33333) | |
815 | * | |
816 | * In all cases the lowest possible value is better. | |
817 | * | |
818 | * The function calculates parameters for all cases and chooses the one closest | |
819 | * to the asked baud rate. | |
e5262d05 | 820 | */ |
9df461ec AS |
821 | static unsigned int quark_x1000_get_clk_div(int rate, u32 *dds) |
822 | { | |
823 | unsigned long xtal = 200000000; | |
824 | unsigned long fref = xtal / 2; /* mandatory division by 2, | |
825 | see (2) */ | |
826 | /* case 3 */ | |
827 | unsigned long fref1 = fref / 2; /* case 1 */ | |
828 | unsigned long fref2 = fref * 2 / 5; /* case 2 */ | |
829 | unsigned long scale; | |
830 | unsigned long q, q1, q2; | |
831 | long r, r1, r2; | |
832 | u32 mul; | |
833 | ||
834 | /* Case 1 */ | |
835 | ||
836 | /* Set initial value for DDS_CLK_RATE */ | |
837 | mul = (1 << 24) >> 1; | |
838 | ||
839 | /* Calculate initial quot */ | |
3ad48062 | 840 | q1 = DIV_ROUND_UP(fref1, rate); |
9df461ec AS |
841 | |
842 | /* Scale q1 if it's too big */ | |
843 | if (q1 > 256) { | |
844 | /* Scale q1 to range [1, 512] */ | |
845 | scale = fls_long(q1 - 1); | |
846 | if (scale > 9) { | |
847 | q1 >>= scale - 9; | |
848 | mul >>= scale - 9; | |
e5262d05 | 849 | } |
9df461ec AS |
850 | |
851 | /* Round the result if we have a remainder */ | |
852 | q1 += q1 & 1; | |
853 | } | |
854 | ||
855 | /* Decrease DDS_CLK_RATE as much as we can without loss in precision */ | |
856 | scale = __ffs(q1); | |
857 | q1 >>= scale; | |
858 | mul >>= scale; | |
859 | ||
860 | /* Get the remainder */ | |
861 | r1 = abs(fref1 / (1 << (24 - fls_long(mul))) / q1 - rate); | |
862 | ||
863 | /* Case 2 */ | |
864 | ||
3ad48062 | 865 | q2 = DIV_ROUND_UP(fref2, rate); |
9df461ec AS |
866 | r2 = abs(fref2 / q2 - rate); |
867 | ||
868 | /* | |
869 | * Choose the best between two: less remainder we have the better. We | |
870 | * can't go case 2 if q2 is greater than 256 since SCR register can | |
871 | * hold only values 0 .. 255. | |
872 | */ | |
873 | if (r2 >= r1 || q2 > 256) { | |
874 | /* case 1 is better */ | |
875 | r = r1; | |
876 | q = q1; | |
877 | } else { | |
878 | /* case 2 is better */ | |
879 | r = r2; | |
880 | q = q2; | |
881 | mul = (1 << 24) * 2 / 5; | |
e5262d05 WC |
882 | } |
883 | ||
3ad48062 | 884 | /* Check case 3 only if the divisor is big enough */ |
9df461ec AS |
885 | if (fref / rate >= 80) { |
886 | u64 fssp; | |
887 | u32 m; | |
888 | ||
889 | /* Calculate initial quot */ | |
3ad48062 | 890 | q1 = DIV_ROUND_UP(fref, rate); |
9df461ec AS |
891 | m = (1 << 24) / q1; |
892 | ||
893 | /* Get the remainder */ | |
894 | fssp = (u64)fref * m; | |
895 | do_div(fssp, 1 << 24); | |
896 | r1 = abs(fssp - rate); | |
897 | ||
898 | /* Choose this one if it suits better */ | |
899 | if (r1 < r) { | |
900 | /* case 3 is better */ | |
901 | q = 1; | |
902 | mul = m; | |
903 | } | |
904 | } | |
e5262d05 | 905 | |
9df461ec AS |
906 | *dds = mul; |
907 | return q - 1; | |
e5262d05 WC |
908 | } |
909 | ||
3343b7a6 | 910 | static unsigned int ssp_get_clk_div(struct driver_data *drv_data, int rate) |
2f1a74e5 | 911 | { |
51eea52d | 912 | unsigned long ssp_clk = drv_data->controller->max_speed_hz; |
3343b7a6 MW |
913 | const struct ssp_device *ssp = drv_data->ssp; |
914 | ||
915 | rate = min_t(int, ssp_clk, rate); | |
2f1a74e5 | 916 | |
29f21337 FS |
917 | /* |
918 | * Calculate the divisor for the SCR (Serial Clock Rate), avoiding | |
919 | * that the SSP transmission rate can be greater than the device rate | |
920 | */ | |
2a8626a9 | 921 | if (ssp->type == PXA25x_SSP || ssp->type == CE4100_SSP) |
29f21337 | 922 | return (DIV_ROUND_UP(ssp_clk, 2 * rate) - 1) & 0xff; |
2f1a74e5 | 923 | else |
29f21337 | 924 | return (DIV_ROUND_UP(ssp_clk, rate) - 1) & 0xfff; |
2f1a74e5 | 925 | } |
926 | ||
e5262d05 | 927 | static unsigned int pxa2xx_ssp_get_clk_div(struct driver_data *drv_data, |
d2c2f6a4 | 928 | int rate) |
e5262d05 | 929 | { |
96579a4e | 930 | struct chip_data *chip = |
51eea52d | 931 | spi_get_ctldata(drv_data->controller->cur_msg->spi); |
025ffe88 | 932 | unsigned int clk_div; |
e5262d05 WC |
933 | |
934 | switch (drv_data->ssp_type) { | |
935 | case QUARK_X1000_SSP: | |
9df461ec | 936 | clk_div = quark_x1000_get_clk_div(rate, &chip->dds_rate); |
eecacf73 | 937 | break; |
e5262d05 | 938 | default: |
025ffe88 | 939 | clk_div = ssp_get_clk_div(drv_data, rate); |
eecacf73 | 940 | break; |
e5262d05 | 941 | } |
025ffe88 | 942 | return clk_div << 8; |
e5262d05 WC |
943 | } |
944 | ||
51eea52d | 945 | static bool pxa2xx_spi_can_dma(struct spi_controller *controller, |
b6ced294 JN |
946 | struct spi_device *spi, |
947 | struct spi_transfer *xfer) | |
948 | { | |
949 | struct chip_data *chip = spi_get_ctldata(spi); | |
950 | ||
951 | return chip->enable_dma && | |
952 | xfer->len <= MAX_DMA_LEN && | |
953 | xfer->len >= chip->dma_burst_size; | |
954 | } | |
955 | ||
51eea52d | 956 | static int pxa2xx_spi_transfer_one(struct spi_controller *controller, |
71293a60 | 957 | struct spi_device *spi, |
958 | struct spi_transfer *transfer) | |
e0c9905e | 959 | { |
51eea52d LR |
960 | struct driver_data *drv_data = spi_controller_get_devdata(controller); |
961 | struct spi_message *message = controller->cur_msg; | |
20f4c379 | 962 | struct chip_data *chip = spi_get_ctldata(spi); |
96579a4e JN |
963 | u32 dma_thresh = chip->dma_threshold; |
964 | u32 dma_burst = chip->dma_burst_size; | |
965 | u32 change_mask = pxa2xx_spi_get_ssrc1_change_mask(drv_data); | |
bffc967e JN |
966 | u32 clk_div; |
967 | u8 bits; | |
968 | u32 speed; | |
9708c121 | 969 | u32 cr0; |
8d94cc50 | 970 | u32 cr1; |
7d1f1bf6 | 971 | int err; |
b6ced294 | 972 | int dma_mapped; |
e0c9905e | 973 | |
cd7bed00 | 974 | /* Check if we can DMA this transfer */ |
b6ced294 | 975 | if (transfer->len > MAX_DMA_LEN && chip->enable_dma) { |
7e964455 NF |
976 | |
977 | /* reject already-mapped transfers; PIO won't always work */ | |
978 | if (message->is_dma_mapped | |
979 | || transfer->rx_dma || transfer->tx_dma) { | |
748fbadf | 980 | dev_err(&spi->dev, |
8ae55af3 | 981 | "Mapped transfer length of %u is greater than %d\n", |
7e964455 | 982 | transfer->len, MAX_DMA_LEN); |
d5898e19 | 983 | return -EINVAL; |
7e964455 NF |
984 | } |
985 | ||
986 | /* warn ... we force this to PIO mode */ | |
20f4c379 | 987 | dev_warn_ratelimited(&spi->dev, |
8ae55af3 | 988 | "DMA disabled for transfer length %ld greater than %d\n", |
d5898e19 | 989 | (long)transfer->len, MAX_DMA_LEN); |
8d94cc50 SS |
990 | } |
991 | ||
e0c9905e | 992 | /* Setup the transfer state based on the type of transfer */ |
cd7bed00 | 993 | if (pxa2xx_spi_flush(drv_data) == 0) { |
748fbadf | 994 | dev_err(&spi->dev, "Flush failed\n"); |
d5898e19 | 995 | return -EIO; |
e0c9905e | 996 | } |
9708c121 | 997 | drv_data->n_bytes = chip->n_bytes; |
e0c9905e SS |
998 | drv_data->tx = (void *)transfer->tx_buf; |
999 | drv_data->tx_end = drv_data->tx + transfer->len; | |
1000 | drv_data->rx = transfer->rx_buf; | |
1001 | drv_data->rx_end = drv_data->rx + transfer->len; | |
e0c9905e SS |
1002 | drv_data->write = drv_data->tx ? chip->write : null_writer; |
1003 | drv_data->read = drv_data->rx ? chip->read : null_reader; | |
9708c121 SS |
1004 | |
1005 | /* Change speed and bit per word on a per transfer */ | |
196b0e2c JN |
1006 | bits = transfer->bits_per_word; |
1007 | speed = transfer->speed_hz; | |
1008 | ||
d2c2f6a4 | 1009 | clk_div = pxa2xx_ssp_get_clk_div(drv_data, speed); |
196b0e2c JN |
1010 | |
1011 | if (bits <= 8) { | |
1012 | drv_data->n_bytes = 1; | |
1013 | drv_data->read = drv_data->read != null_reader ? | |
1014 | u8_reader : null_reader; | |
1015 | drv_data->write = drv_data->write != null_writer ? | |
1016 | u8_writer : null_writer; | |
1017 | } else if (bits <= 16) { | |
1018 | drv_data->n_bytes = 2; | |
1019 | drv_data->read = drv_data->read != null_reader ? | |
1020 | u16_reader : null_reader; | |
1021 | drv_data->write = drv_data->write != null_writer ? | |
1022 | u16_writer : null_writer; | |
1023 | } else if (bits <= 32) { | |
1024 | drv_data->n_bytes = 4; | |
1025 | drv_data->read = drv_data->read != null_reader ? | |
1026 | u32_reader : null_reader; | |
1027 | drv_data->write = drv_data->write != null_writer ? | |
1028 | u32_writer : null_writer; | |
9708c121 | 1029 | } |
196b0e2c JN |
1030 | /* |
1031 | * if bits/word is changed in dma mode, then must check the | |
1032 | * thresholds and burst also | |
1033 | */ | |
1034 | if (chip->enable_dma) { | |
1035 | if (pxa2xx_spi_set_dma_burst_and_threshold(chip, | |
20f4c379 | 1036 | spi, |
196b0e2c JN |
1037 | bits, &dma_burst, |
1038 | &dma_thresh)) | |
20f4c379 | 1039 | dev_warn_ratelimited(&spi->dev, |
8ae55af3 | 1040 | "DMA burst size reduced to match bits_per_word\n"); |
9708c121 SS |
1041 | } |
1042 | ||
51eea52d | 1043 | dma_mapped = controller->can_dma && |
20f4c379 | 1044 | controller->can_dma(controller, spi, transfer) && |
51eea52d | 1045 | controller->cur_msg_mapped; |
b6ced294 | 1046 | if (dma_mapped) { |
e0c9905e SS |
1047 | |
1048 | /* Ensure we have the correct interrupt handler */ | |
cd7bed00 MW |
1049 | drv_data->transfer_handler = pxa2xx_spi_dma_transfer; |
1050 | ||
d5898e19 JN |
1051 | err = pxa2xx_spi_dma_prepare(drv_data, transfer); |
1052 | if (err) | |
1053 | return err; | |
e0c9905e | 1054 | |
8d94cc50 SS |
1055 | /* Clear status and start DMA engine */ |
1056 | cr1 = chip->cr1 | dma_thresh | drv_data->dma_cr1; | |
c039dd27 | 1057 | pxa2xx_spi_write(drv_data, SSSR, drv_data->clear_sr); |
cd7bed00 MW |
1058 | |
1059 | pxa2xx_spi_dma_start(drv_data); | |
e0c9905e SS |
1060 | } else { |
1061 | /* Ensure we have the correct interrupt handler */ | |
1062 | drv_data->transfer_handler = interrupt_transfer; | |
1063 | ||
8d94cc50 SS |
1064 | /* Clear status */ |
1065 | cr1 = chip->cr1 | chip->threshold | drv_data->int_cr1; | |
2a8626a9 | 1066 | write_SSSR_CS(drv_data, drv_data->clear_sr); |
8d94cc50 SS |
1067 | } |
1068 | ||
ee03672d JN |
1069 | /* NOTE: PXA25x_SSP _could_ use external clocking ... */ |
1070 | cr0 = pxa2xx_configure_sscr0(drv_data, clk_div, bits); | |
1071 | if (!pxa25x_ssp_comp(drv_data)) | |
20f4c379 | 1072 | dev_dbg(&spi->dev, "%u Hz actual, %s\n", |
51eea52d | 1073 | controller->max_speed_hz |
ee03672d | 1074 | / (1 + ((cr0 & SSCR0_SCR(0xfff)) >> 8)), |
b6ced294 | 1075 | dma_mapped ? "DMA" : "PIO"); |
ee03672d | 1076 | else |
20f4c379 | 1077 | dev_dbg(&spi->dev, "%u Hz actual, %s\n", |
51eea52d | 1078 | controller->max_speed_hz / 2 |
ee03672d | 1079 | / (1 + ((cr0 & SSCR0_SCR(0x0ff)) >> 8)), |
b6ced294 | 1080 | dma_mapped ? "DMA" : "PIO"); |
ee03672d | 1081 | |
a0d2642e | 1082 | if (is_lpss_ssp(drv_data)) { |
c039dd27 JN |
1083 | if ((pxa2xx_spi_read(drv_data, SSIRF) & 0xff) |
1084 | != chip->lpss_rx_threshold) | |
1085 | pxa2xx_spi_write(drv_data, SSIRF, | |
1086 | chip->lpss_rx_threshold); | |
1087 | if ((pxa2xx_spi_read(drv_data, SSITF) & 0xffff) | |
1088 | != chip->lpss_tx_threshold) | |
1089 | pxa2xx_spi_write(drv_data, SSITF, | |
1090 | chip->lpss_tx_threshold); | |
a0d2642e MW |
1091 | } |
1092 | ||
e5262d05 | 1093 | if (is_quark_x1000_ssp(drv_data) && |
c039dd27 JN |
1094 | (pxa2xx_spi_read(drv_data, DDS_RATE) != chip->dds_rate)) |
1095 | pxa2xx_spi_write(drv_data, DDS_RATE, chip->dds_rate); | |
e5262d05 | 1096 | |
8d94cc50 | 1097 | /* see if we need to reload the config registers */ |
c039dd27 JN |
1098 | if ((pxa2xx_spi_read(drv_data, SSCR0) != cr0) |
1099 | || (pxa2xx_spi_read(drv_data, SSCR1) & change_mask) | |
1100 | != (cr1 & change_mask)) { | |
b97c74bd | 1101 | /* stop the SSP, and update the other bits */ |
41c98841 | 1102 | if (!is_mmp2_ssp(drv_data)) |
29d7e05c | 1103 | pxa2xx_spi_write(drv_data, SSCR0, cr0 & ~SSCR0_SSE); |
2a8626a9 | 1104 | if (!pxa25x_ssp_comp(drv_data)) |
c039dd27 | 1105 | pxa2xx_spi_write(drv_data, SSTO, chip->timeout); |
b97c74bd | 1106 | /* first set CR1 without interrupt and service enables */ |
c039dd27 | 1107 | pxa2xx_spi_write(drv_data, SSCR1, cr1 & change_mask); |
b97c74bd | 1108 | /* restart the SSP */ |
c039dd27 | 1109 | pxa2xx_spi_write(drv_data, SSCR0, cr0); |
b97c74bd | 1110 | |
8d94cc50 | 1111 | } else { |
2a8626a9 | 1112 | if (!pxa25x_ssp_comp(drv_data)) |
c039dd27 | 1113 | pxa2xx_spi_write(drv_data, SSTO, chip->timeout); |
e0c9905e | 1114 | } |
b97c74bd | 1115 | |
41c98841 | 1116 | if (is_mmp2_ssp(drv_data)) { |
82391856 LR |
1117 | u8 tx_level = (pxa2xx_spi_read(drv_data, SSSR) |
1118 | & SSSR_TFL_MASK) >> 8; | |
1119 | ||
1120 | if (tx_level) { | |
1121 | /* On MMP2, flipping SSE doesn't to empty TXFIFO. */ | |
1122 | dev_warn(&spi->dev, "%d bytes of garbage in TXFIFO!\n", | |
1123 | tx_level); | |
1124 | if (tx_level > transfer->len) | |
1125 | tx_level = transfer->len; | |
1126 | drv_data->tx += tx_level; | |
1127 | } | |
1128 | } | |
1129 | ||
51eea52d | 1130 | if (spi_controller_is_slave(controller)) { |
ec93cb6f LR |
1131 | while (drv_data->write(drv_data)) |
1132 | ; | |
77d33897 LR |
1133 | if (drv_data->gpiod_ready) { |
1134 | gpiod_set_value(drv_data->gpiod_ready, 1); | |
1135 | udelay(1); | |
1136 | gpiod_set_value(drv_data->gpiod_ready, 0); | |
1137 | } | |
ec93cb6f LR |
1138 | } |
1139 | ||
d5898e19 JN |
1140 | /* |
1141 | * Release the data by enabling service requests and interrupts, | |
1142 | * without changing any mode bits | |
1143 | */ | |
c039dd27 | 1144 | pxa2xx_spi_write(drv_data, SSCR1, cr1); |
d5898e19 JN |
1145 | |
1146 | return 1; | |
e0c9905e SS |
1147 | } |
1148 | ||
51eea52d | 1149 | static int pxa2xx_spi_slave_abort(struct spi_controller *controller) |
ec93cb6f | 1150 | { |
51eea52d | 1151 | struct driver_data *drv_data = spi_controller_get_devdata(controller); |
ec93cb6f LR |
1152 | |
1153 | /* Stop and reset SSP */ | |
1154 | write_SSSR_CS(drv_data, drv_data->clear_sr); | |
1155 | reset_sccr1(drv_data); | |
1156 | if (!pxa25x_ssp_comp(drv_data)) | |
1157 | pxa2xx_spi_write(drv_data, SSTO, 0); | |
1158 | pxa2xx_spi_flush(drv_data); | |
29d7e05c | 1159 | pxa2xx_spi_off(drv_data); |
ec93cb6f LR |
1160 | |
1161 | dev_dbg(&drv_data->pdev->dev, "transfer aborted\n"); | |
1162 | ||
51eea52d LR |
1163 | drv_data->controller->cur_msg->status = -EINTR; |
1164 | spi_finalize_current_transfer(drv_data->controller); | |
ec93cb6f LR |
1165 | |
1166 | return 0; | |
1167 | } | |
1168 | ||
51eea52d | 1169 | static void pxa2xx_spi_handle_err(struct spi_controller *controller, |
d5898e19 | 1170 | struct spi_message *msg) |
e0c9905e | 1171 | { |
51eea52d | 1172 | struct driver_data *drv_data = spi_controller_get_devdata(controller); |
e0c9905e | 1173 | |
d5898e19 | 1174 | /* Disable the SSP */ |
29d7e05c | 1175 | pxa2xx_spi_off(drv_data); |
d5898e19 JN |
1176 | /* Clear and disable interrupts and service requests */ |
1177 | write_SSSR_CS(drv_data, drv_data->clear_sr); | |
1178 | pxa2xx_spi_write(drv_data, SSCR1, | |
1179 | pxa2xx_spi_read(drv_data, SSCR1) | |
1180 | & ~(drv_data->int_cr1 | drv_data->dma_cr1)); | |
1181 | if (!pxa25x_ssp_comp(drv_data)) | |
1182 | pxa2xx_spi_write(drv_data, SSTO, 0); | |
e0c9905e | 1183 | |
d5898e19 JN |
1184 | /* |
1185 | * Stop the DMA if running. Note DMA callback handler may have unset | |
1186 | * the dma_running already, which is fine as stopping is not needed | |
1187 | * then but we shouldn't rely this flag for anything else than | |
1188 | * stopping. For instance to differentiate between PIO and DMA | |
1189 | * transfers. | |
1190 | */ | |
1191 | if (atomic_read(&drv_data->dma_running)) | |
1192 | pxa2xx_spi_dma_stop(drv_data); | |
e0c9905e SS |
1193 | } |
1194 | ||
51eea52d | 1195 | static int pxa2xx_spi_unprepare_transfer(struct spi_controller *controller) |
7d94a505 | 1196 | { |
51eea52d | 1197 | struct driver_data *drv_data = spi_controller_get_devdata(controller); |
7d94a505 MW |
1198 | |
1199 | /* Disable the SSP now */ | |
29d7e05c | 1200 | pxa2xx_spi_off(drv_data); |
7d94a505 | 1201 | |
7d94a505 MW |
1202 | return 0; |
1203 | } | |
1204 | ||
a7bb3909 EM |
1205 | static int setup_cs(struct spi_device *spi, struct chip_data *chip, |
1206 | struct pxa2xx_spi_chip *chip_info) | |
1207 | { | |
3cc7b0e3 JN |
1208 | struct driver_data *drv_data = |
1209 | spi_controller_get_devdata(spi->controller); | |
c18d925f | 1210 | struct gpio_desc *gpiod; |
a7bb3909 EM |
1211 | int err = 0; |
1212 | ||
99f499cd MW |
1213 | if (chip == NULL) |
1214 | return 0; | |
1215 | ||
6ac5a435 | 1216 | if (drv_data->cs_gpiods) { |
6ac5a435 AS |
1217 | gpiod = drv_data->cs_gpiods[spi->chip_select]; |
1218 | if (gpiod) { | |
c18d925f | 1219 | chip->gpiod_cs = gpiod; |
6ac5a435 AS |
1220 | chip->gpio_cs_inverted = spi->mode & SPI_CS_HIGH; |
1221 | gpiod_set_value(gpiod, chip->gpio_cs_inverted); | |
99f499cd MW |
1222 | } |
1223 | ||
1224 | return 0; | |
1225 | } | |
1226 | ||
1227 | if (chip_info == NULL) | |
a7bb3909 EM |
1228 | return 0; |
1229 | ||
1230 | /* NOTE: setup() can be called multiple times, possibly with | |
1231 | * different chip_info, release previously requested GPIO | |
1232 | */ | |
c18d925f | 1233 | if (chip->gpiod_cs) { |
a885eebc | 1234 | gpiod_put(chip->gpiod_cs); |
c18d925f JK |
1235 | chip->gpiod_cs = NULL; |
1236 | } | |
a7bb3909 EM |
1237 | |
1238 | /* If (*cs_control) is provided, ignore GPIO chip select */ | |
1239 | if (chip_info->cs_control) { | |
1240 | chip->cs_control = chip_info->cs_control; | |
1241 | return 0; | |
1242 | } | |
1243 | ||
1244 | if (gpio_is_valid(chip_info->gpio_cs)) { | |
1245 | err = gpio_request(chip_info->gpio_cs, "SPI_CS"); | |
1246 | if (err) { | |
f6bd03a7 JN |
1247 | dev_err(&spi->dev, "failed to request chip select GPIO%d\n", |
1248 | chip_info->gpio_cs); | |
a7bb3909 EM |
1249 | return err; |
1250 | } | |
1251 | ||
c18d925f JK |
1252 | gpiod = gpio_to_desc(chip_info->gpio_cs); |
1253 | chip->gpiod_cs = gpiod; | |
a7bb3909 EM |
1254 | chip->gpio_cs_inverted = spi->mode & SPI_CS_HIGH; |
1255 | ||
c18d925f | 1256 | err = gpiod_direction_output(gpiod, !chip->gpio_cs_inverted); |
a7bb3909 EM |
1257 | } |
1258 | ||
1259 | return err; | |
1260 | } | |
1261 | ||
e0c9905e SS |
1262 | static int setup(struct spi_device *spi) |
1263 | { | |
bffc967e | 1264 | struct pxa2xx_spi_chip *chip_info; |
e0c9905e | 1265 | struct chip_data *chip; |
dccf7369 | 1266 | const struct lpss_config *config; |
3cc7b0e3 JN |
1267 | struct driver_data *drv_data = |
1268 | spi_controller_get_devdata(spi->controller); | |
a0d2642e MW |
1269 | uint tx_thres, tx_hi_thres, rx_thres; |
1270 | ||
e5262d05 WC |
1271 | switch (drv_data->ssp_type) { |
1272 | case QUARK_X1000_SSP: | |
1273 | tx_thres = TX_THRESH_QUARK_X1000_DFLT; | |
1274 | tx_hi_thres = 0; | |
1275 | rx_thres = RX_THRESH_QUARK_X1000_DFLT; | |
1276 | break; | |
7c7289a4 AS |
1277 | case CE4100_SSP: |
1278 | tx_thres = TX_THRESH_CE4100_DFLT; | |
1279 | tx_hi_thres = 0; | |
1280 | rx_thres = RX_THRESH_CE4100_DFLT; | |
1281 | break; | |
03fbf488 JN |
1282 | case LPSS_LPT_SSP: |
1283 | case LPSS_BYT_SSP: | |
30f3a6ab | 1284 | case LPSS_BSW_SSP: |
34cadd9c | 1285 | case LPSS_SPT_SSP: |
b7c08cf8 | 1286 | case LPSS_BXT_SSP: |
fc0b2acc | 1287 | case LPSS_CNL_SSP: |
dccf7369 JN |
1288 | config = lpss_get_config(drv_data); |
1289 | tx_thres = config->tx_threshold_lo; | |
1290 | tx_hi_thres = config->tx_threshold_hi; | |
1291 | rx_thres = config->rx_threshold; | |
e5262d05 WC |
1292 | break; |
1293 | default: | |
a0d2642e | 1294 | tx_hi_thres = 0; |
51eea52d | 1295 | if (spi_controller_is_slave(drv_data->controller)) { |
ec93cb6f LR |
1296 | tx_thres = 1; |
1297 | rx_thres = 2; | |
1298 | } else { | |
1299 | tx_thres = TX_THRESH_DFLT; | |
1300 | rx_thres = RX_THRESH_DFLT; | |
1301 | } | |
e5262d05 | 1302 | break; |
a0d2642e | 1303 | } |
e0c9905e | 1304 | |
8d94cc50 | 1305 | /* Only alloc on first setup */ |
e0c9905e | 1306 | chip = spi_get_ctldata(spi); |
8d94cc50 | 1307 | if (!chip) { |
e0c9905e | 1308 | chip = kzalloc(sizeof(struct chip_data), GFP_KERNEL); |
9deae459 | 1309 | if (!chip) |
e0c9905e SS |
1310 | return -ENOMEM; |
1311 | ||
2a8626a9 SAS |
1312 | if (drv_data->ssp_type == CE4100_SSP) { |
1313 | if (spi->chip_select > 4) { | |
f6bd03a7 JN |
1314 | dev_err(&spi->dev, |
1315 | "failed setup: cs number must not be > 4.\n"); | |
2a8626a9 SAS |
1316 | kfree(chip); |
1317 | return -EINVAL; | |
1318 | } | |
1319 | ||
1320 | chip->frm = spi->chip_select; | |
c18d925f | 1321 | } |
51eea52d | 1322 | chip->enable_dma = drv_data->controller_info->enable_dma; |
f1f640a9 | 1323 | chip->timeout = TIMOUT_DFLT; |
e0c9905e SS |
1324 | } |
1325 | ||
8d94cc50 SS |
1326 | /* protocol drivers may change the chip settings, so... |
1327 | * if chip_info exists, use it */ | |
1328 | chip_info = spi->controller_data; | |
1329 | ||
e0c9905e | 1330 | /* chip_info isn't always needed */ |
8d94cc50 | 1331 | chip->cr1 = 0; |
e0c9905e | 1332 | if (chip_info) { |
f1f640a9 VS |
1333 | if (chip_info->timeout) |
1334 | chip->timeout = chip_info->timeout; | |
1335 | if (chip_info->tx_threshold) | |
1336 | tx_thres = chip_info->tx_threshold; | |
a0d2642e MW |
1337 | if (chip_info->tx_hi_threshold) |
1338 | tx_hi_thres = chip_info->tx_hi_threshold; | |
f1f640a9 VS |
1339 | if (chip_info->rx_threshold) |
1340 | rx_thres = chip_info->rx_threshold; | |
e0c9905e | 1341 | chip->dma_threshold = 0; |
e0c9905e SS |
1342 | if (chip_info->enable_loopback) |
1343 | chip->cr1 = SSCR1_LBM; | |
1344 | } | |
51eea52d | 1345 | if (spi_controller_is_slave(drv_data->controller)) { |
ec93cb6f LR |
1346 | chip->cr1 |= SSCR1_SCFR; |
1347 | chip->cr1 |= SSCR1_SCLKDIR; | |
1348 | chip->cr1 |= SSCR1_SFRMDIR; | |
1349 | chip->cr1 |= SSCR1_SPH; | |
1350 | } | |
e0c9905e | 1351 | |
a0d2642e MW |
1352 | chip->lpss_rx_threshold = SSIRF_RxThresh(rx_thres); |
1353 | chip->lpss_tx_threshold = SSITF_TxLoThresh(tx_thres) | |
1354 | | SSITF_TxHiThresh(tx_hi_thres); | |
1355 | ||
8d94cc50 SS |
1356 | /* set dma burst and threshold outside of chip_info path so that if |
1357 | * chip_info goes away after setting chip->enable_dma, the | |
1358 | * burst and threshold can still respond to changes in bits_per_word */ | |
1359 | if (chip->enable_dma) { | |
1360 | /* set up legal burst and threshold for dma */ | |
cd7bed00 MW |
1361 | if (pxa2xx_spi_set_dma_burst_and_threshold(chip, spi, |
1362 | spi->bits_per_word, | |
8d94cc50 SS |
1363 | &chip->dma_burst_size, |
1364 | &chip->dma_threshold)) { | |
f6bd03a7 JN |
1365 | dev_warn(&spi->dev, |
1366 | "in setup: DMA burst size reduced to match bits_per_word\n"); | |
8d94cc50 | 1367 | } |
000c6af4 AS |
1368 | dev_dbg(&spi->dev, |
1369 | "in setup: DMA burst size set to %u\n", | |
1370 | chip->dma_burst_size); | |
8d94cc50 SS |
1371 | } |
1372 | ||
e5262d05 WC |
1373 | switch (drv_data->ssp_type) { |
1374 | case QUARK_X1000_SSP: | |
1375 | chip->threshold = (QUARK_X1000_SSCR1_RxTresh(rx_thres) | |
1376 | & QUARK_X1000_SSCR1_RFT) | |
1377 | | (QUARK_X1000_SSCR1_TxTresh(tx_thres) | |
1378 | & QUARK_X1000_SSCR1_TFT); | |
1379 | break; | |
7c7289a4 AS |
1380 | case CE4100_SSP: |
1381 | chip->threshold = (CE4100_SSCR1_RxTresh(rx_thres) & CE4100_SSCR1_RFT) | | |
1382 | (CE4100_SSCR1_TxTresh(tx_thres) & CE4100_SSCR1_TFT); | |
1383 | break; | |
e5262d05 WC |
1384 | default: |
1385 | chip->threshold = (SSCR1_RxTresh(rx_thres) & SSCR1_RFT) | | |
1386 | (SSCR1_TxTresh(tx_thres) & SSCR1_TFT); | |
1387 | break; | |
1388 | } | |
1389 | ||
7f6ee1ad JC |
1390 | chip->cr1 &= ~(SSCR1_SPO | SSCR1_SPH); |
1391 | chip->cr1 |= (((spi->mode & SPI_CPHA) != 0) ? SSCR1_SPH : 0) | |
1392 | | (((spi->mode & SPI_CPOL) != 0) ? SSCR1_SPO : 0); | |
e0c9905e | 1393 | |
b833172f MW |
1394 | if (spi->mode & SPI_LOOP) |
1395 | chip->cr1 |= SSCR1_LBM; | |
1396 | ||
e0c9905e SS |
1397 | if (spi->bits_per_word <= 8) { |
1398 | chip->n_bytes = 1; | |
e0c9905e SS |
1399 | chip->read = u8_reader; |
1400 | chip->write = u8_writer; | |
1401 | } else if (spi->bits_per_word <= 16) { | |
1402 | chip->n_bytes = 2; | |
e0c9905e SS |
1403 | chip->read = u16_reader; |
1404 | chip->write = u16_writer; | |
1405 | } else if (spi->bits_per_word <= 32) { | |
e0c9905e | 1406 | chip->n_bytes = 4; |
e0c9905e SS |
1407 | chip->read = u32_reader; |
1408 | chip->write = u32_writer; | |
e0c9905e SS |
1409 | } |
1410 | ||
1411 | spi_set_ctldata(spi, chip); | |
1412 | ||
2a8626a9 SAS |
1413 | if (drv_data->ssp_type == CE4100_SSP) |
1414 | return 0; | |
1415 | ||
a7bb3909 | 1416 | return setup_cs(spi, chip, chip_info); |
e0c9905e SS |
1417 | } |
1418 | ||
0ffa0285 | 1419 | static void cleanup(struct spi_device *spi) |
e0c9905e | 1420 | { |
0ffa0285 | 1421 | struct chip_data *chip = spi_get_ctldata(spi); |
3cc7b0e3 JN |
1422 | struct driver_data *drv_data = |
1423 | spi_controller_get_devdata(spi->controller); | |
e0c9905e | 1424 | |
7348d82a DR |
1425 | if (!chip) |
1426 | return; | |
1427 | ||
6ac5a435 | 1428 | if (drv_data->ssp_type != CE4100_SSP && !drv_data->cs_gpiods && |
c18d925f | 1429 | chip->gpiod_cs) |
a885eebc | 1430 | gpiod_put(chip->gpiod_cs); |
a7bb3909 | 1431 | |
e0c9905e SS |
1432 | kfree(chip); |
1433 | } | |
1434 | ||
9b2d6119 | 1435 | #ifdef CONFIG_ACPI |
8422ddf7 | 1436 | static const struct acpi_device_id pxa2xx_spi_acpi_match[] = { |
03fbf488 JN |
1437 | { "INT33C0", LPSS_LPT_SSP }, |
1438 | { "INT33C1", LPSS_LPT_SSP }, | |
1439 | { "INT3430", LPSS_LPT_SSP }, | |
1440 | { "INT3431", LPSS_LPT_SSP }, | |
1441 | { "80860F0E", LPSS_BYT_SSP }, | |
30f3a6ab | 1442 | { "8086228E", LPSS_BSW_SSP }, |
03fbf488 JN |
1443 | { }, |
1444 | }; | |
1445 | MODULE_DEVICE_TABLE(acpi, pxa2xx_spi_acpi_match); | |
9b2d6119 | 1446 | #endif |
03fbf488 | 1447 | |
34cadd9c JN |
1448 | /* |
1449 | * PCI IDs of compound devices that integrate both host controller and private | |
1450 | * integrated DMA engine. Please note these are not used in module | |
1451 | * autoloading and probing in this module but matching the LPSS SSP type. | |
1452 | */ | |
1453 | static const struct pci_device_id pxa2xx_spi_pci_compound_match[] = { | |
1454 | /* SPT-LP */ | |
1455 | { PCI_VDEVICE(INTEL, 0x9d29), LPSS_SPT_SSP }, | |
1456 | { PCI_VDEVICE(INTEL, 0x9d2a), LPSS_SPT_SSP }, | |
1457 | /* SPT-H */ | |
1458 | { PCI_VDEVICE(INTEL, 0xa129), LPSS_SPT_SSP }, | |
1459 | { PCI_VDEVICE(INTEL, 0xa12a), LPSS_SPT_SSP }, | |
704d2b07 MW |
1460 | /* KBL-H */ |
1461 | { PCI_VDEVICE(INTEL, 0xa2a9), LPSS_SPT_SSP }, | |
1462 | { PCI_VDEVICE(INTEL, 0xa2aa), LPSS_SPT_SSP }, | |
6157d4c2 JN |
1463 | /* CML-V */ |
1464 | { PCI_VDEVICE(INTEL, 0xa3a9), LPSS_SPT_SSP }, | |
1465 | { PCI_VDEVICE(INTEL, 0xa3aa), LPSS_SPT_SSP }, | |
c1b03f11 | 1466 | /* BXT A-Step */ |
b7c08cf8 JN |
1467 | { PCI_VDEVICE(INTEL, 0x0ac2), LPSS_BXT_SSP }, |
1468 | { PCI_VDEVICE(INTEL, 0x0ac4), LPSS_BXT_SSP }, | |
1469 | { PCI_VDEVICE(INTEL, 0x0ac6), LPSS_BXT_SSP }, | |
c1b03f11 JN |
1470 | /* BXT B-Step */ |
1471 | { PCI_VDEVICE(INTEL, 0x1ac2), LPSS_BXT_SSP }, | |
1472 | { PCI_VDEVICE(INTEL, 0x1ac4), LPSS_BXT_SSP }, | |
1473 | { PCI_VDEVICE(INTEL, 0x1ac6), LPSS_BXT_SSP }, | |
e18a80ac DB |
1474 | /* GLK */ |
1475 | { PCI_VDEVICE(INTEL, 0x31c2), LPSS_BXT_SSP }, | |
1476 | { PCI_VDEVICE(INTEL, 0x31c4), LPSS_BXT_SSP }, | |
1477 | { PCI_VDEVICE(INTEL, 0x31c6), LPSS_BXT_SSP }, | |
22d71a50 MW |
1478 | /* ICL-LP */ |
1479 | { PCI_VDEVICE(INTEL, 0x34aa), LPSS_CNL_SSP }, | |
1480 | { PCI_VDEVICE(INTEL, 0x34ab), LPSS_CNL_SSP }, | |
1481 | { PCI_VDEVICE(INTEL, 0x34fb), LPSS_CNL_SSP }, | |
8cc77204 JN |
1482 | /* EHL */ |
1483 | { PCI_VDEVICE(INTEL, 0x4b2a), LPSS_BXT_SSP }, | |
1484 | { PCI_VDEVICE(INTEL, 0x4b2b), LPSS_BXT_SSP }, | |
1485 | { PCI_VDEVICE(INTEL, 0x4b37), LPSS_BXT_SSP }, | |
9c7315c9 JN |
1486 | /* JSL */ |
1487 | { PCI_VDEVICE(INTEL, 0x4daa), LPSS_CNL_SSP }, | |
1488 | { PCI_VDEVICE(INTEL, 0x4dab), LPSS_CNL_SSP }, | |
1489 | { PCI_VDEVICE(INTEL, 0x4dfb), LPSS_CNL_SSP }, | |
cf961fce JN |
1490 | /* TGL-H */ |
1491 | { PCI_VDEVICE(INTEL, 0x43aa), LPSS_CNL_SSP }, | |
1492 | { PCI_VDEVICE(INTEL, 0x43ab), LPSS_CNL_SSP }, | |
1493 | { PCI_VDEVICE(INTEL, 0x43fb), LPSS_CNL_SSP }, | |
1494 | { PCI_VDEVICE(INTEL, 0x43fd), LPSS_CNL_SSP }, | |
a402e397 JN |
1495 | /* ADL-P */ |
1496 | { PCI_VDEVICE(INTEL, 0x51aa), LPSS_CNL_SSP }, | |
1497 | { PCI_VDEVICE(INTEL, 0x51ab), LPSS_CNL_SSP }, | |
1498 | { PCI_VDEVICE(INTEL, 0x51fb), LPSS_CNL_SSP }, | |
8c4ffe4d JN |
1499 | /* ADL-M */ |
1500 | { PCI_VDEVICE(INTEL, 0x54aa), LPSS_CNL_SSP }, | |
1501 | { PCI_VDEVICE(INTEL, 0x54ab), LPSS_CNL_SSP }, | |
1502 | { PCI_VDEVICE(INTEL, 0x54fb), LPSS_CNL_SSP }, | |
b7c08cf8 JN |
1503 | /* APL */ |
1504 | { PCI_VDEVICE(INTEL, 0x5ac2), LPSS_BXT_SSP }, | |
1505 | { PCI_VDEVICE(INTEL, 0x5ac4), LPSS_BXT_SSP }, | |
1506 | { PCI_VDEVICE(INTEL, 0x5ac6), LPSS_BXT_SSP }, | |
b8450e01 JN |
1507 | /* ADL-S */ |
1508 | { PCI_VDEVICE(INTEL, 0x7aaa), LPSS_CNL_SSP }, | |
1509 | { PCI_VDEVICE(INTEL, 0x7aab), LPSS_CNL_SSP }, | |
1510 | { PCI_VDEVICE(INTEL, 0x7af9), LPSS_CNL_SSP }, | |
1511 | { PCI_VDEVICE(INTEL, 0x7afb), LPSS_CNL_SSP }, | |
fc0b2acc JN |
1512 | /* CNL-LP */ |
1513 | { PCI_VDEVICE(INTEL, 0x9daa), LPSS_CNL_SSP }, | |
1514 | { PCI_VDEVICE(INTEL, 0x9dab), LPSS_CNL_SSP }, | |
1515 | { PCI_VDEVICE(INTEL, 0x9dfb), LPSS_CNL_SSP }, | |
1516 | /* CNL-H */ | |
1517 | { PCI_VDEVICE(INTEL, 0xa32a), LPSS_CNL_SSP }, | |
1518 | { PCI_VDEVICE(INTEL, 0xa32b), LPSS_CNL_SSP }, | |
1519 | { PCI_VDEVICE(INTEL, 0xa37b), LPSS_CNL_SSP }, | |
41a91802 EG |
1520 | /* CML-LP */ |
1521 | { PCI_VDEVICE(INTEL, 0x02aa), LPSS_CNL_SSP }, | |
1522 | { PCI_VDEVICE(INTEL, 0x02ab), LPSS_CNL_SSP }, | |
1523 | { PCI_VDEVICE(INTEL, 0x02fb), LPSS_CNL_SSP }, | |
f0cf17ed JN |
1524 | /* CML-H */ |
1525 | { PCI_VDEVICE(INTEL, 0x06aa), LPSS_CNL_SSP }, | |
1526 | { PCI_VDEVICE(INTEL, 0x06ab), LPSS_CNL_SSP }, | |
1527 | { PCI_VDEVICE(INTEL, 0x06fb), LPSS_CNL_SSP }, | |
a4127952 JN |
1528 | /* TGL-LP */ |
1529 | { PCI_VDEVICE(INTEL, 0xa0aa), LPSS_CNL_SSP }, | |
1530 | { PCI_VDEVICE(INTEL, 0xa0ab), LPSS_CNL_SSP }, | |
1531 | { PCI_VDEVICE(INTEL, 0xa0de), LPSS_CNL_SSP }, | |
1532 | { PCI_VDEVICE(INTEL, 0xa0df), LPSS_CNL_SSP }, | |
1533 | { PCI_VDEVICE(INTEL, 0xa0fb), LPSS_CNL_SSP }, | |
1534 | { PCI_VDEVICE(INTEL, 0xa0fd), LPSS_CNL_SSP }, | |
1535 | { PCI_VDEVICE(INTEL, 0xa0fe), LPSS_CNL_SSP }, | |
94e5c23d | 1536 | { }, |
34cadd9c JN |
1537 | }; |
1538 | ||
87ae1d2d LR |
1539 | static const struct of_device_id pxa2xx_spi_of_match[] = { |
1540 | { .compatible = "marvell,mmp2-ssp", .data = (void *)MMP2_SSP }, | |
1541 | {}, | |
1542 | }; | |
1543 | MODULE_DEVICE_TABLE(of, pxa2xx_spi_of_match); | |
1544 | ||
1545 | #ifdef CONFIG_ACPI | |
1546 | ||
365e856e | 1547 | static int pxa2xx_spi_get_port_id(struct device *dev) |
87ae1d2d | 1548 | { |
365e856e | 1549 | struct acpi_device *adev; |
87ae1d2d LR |
1550 | unsigned int devid; |
1551 | int port_id = -1; | |
1552 | ||
365e856e | 1553 | adev = ACPI_COMPANION(dev); |
87ae1d2d LR |
1554 | if (adev && adev->pnp.unique_id && |
1555 | !kstrtouint(adev->pnp.unique_id, 0, &devid)) | |
1556 | port_id = devid; | |
1557 | return port_id; | |
1558 | } | |
1559 | ||
1560 | #else /* !CONFIG_ACPI */ | |
1561 | ||
365e856e | 1562 | static int pxa2xx_spi_get_port_id(struct device *dev) |
87ae1d2d LR |
1563 | { |
1564 | return -1; | |
1565 | } | |
1566 | ||
1567 | #endif /* CONFIG_ACPI */ | |
1568 | ||
1569 | ||
1570 | #ifdef CONFIG_PCI | |
1571 | ||
34cadd9c JN |
1572 | static bool pxa2xx_spi_idma_filter(struct dma_chan *chan, void *param) |
1573 | { | |
5ba846b1 | 1574 | return param == chan->device->dev; |
34cadd9c JN |
1575 | } |
1576 | ||
87ae1d2d LR |
1577 | #endif /* CONFIG_PCI */ |
1578 | ||
51eea52d | 1579 | static struct pxa2xx_spi_controller * |
0db64215 | 1580 | pxa2xx_spi_init_pdata(struct platform_device *pdev) |
a3496855 | 1581 | { |
51eea52d | 1582 | struct pxa2xx_spi_controller *pdata; |
a3496855 MW |
1583 | struct ssp_device *ssp; |
1584 | struct resource *res; | |
6fb7427d AS |
1585 | struct device *parent = pdev->dev.parent; |
1586 | struct pci_dev *pcidev = dev_is_pci(parent) ? to_pci_dev(parent) : NULL; | |
34cadd9c | 1587 | const struct pci_device_id *pcidev_id = NULL; |
55ef8262 | 1588 | enum pxa_ssp_type type; |
f2faa3ec | 1589 | const void *match; |
a3496855 | 1590 | |
6fb7427d AS |
1591 | if (pcidev) |
1592 | pcidev_id = pci_match_id(pxa2xx_spi_pci_compound_match, pcidev); | |
34cadd9c | 1593 | |
f2faa3ec AS |
1594 | match = device_get_match_data(&pdev->dev); |
1595 | if (match) | |
1596 | type = (enum pxa_ssp_type)match; | |
34cadd9c | 1597 | else if (pcidev_id) |
55ef8262 | 1598 | type = (enum pxa_ssp_type)pcidev_id->driver_data; |
03fbf488 | 1599 | else |
14af1df3 | 1600 | return ERR_PTR(-EINVAL); |
03fbf488 | 1601 | |
cc0ee987 | 1602 | pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL); |
9deae459 | 1603 | if (!pdata) |
14af1df3 | 1604 | return ERR_PTR(-ENOMEM); |
a3496855 | 1605 | |
a3496855 MW |
1606 | ssp = &pdata->ssp; |
1607 | ||
77c544d2 | 1608 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
cbfd6a21 SK |
1609 | ssp->mmio_base = devm_ioremap_resource(&pdev->dev, res); |
1610 | if (IS_ERR(ssp->mmio_base)) | |
14af1df3 | 1611 | return ERR_CAST(ssp->mmio_base); |
a3496855 | 1612 | |
77c544d2 AS |
1613 | ssp->phys_base = res->start; |
1614 | ||
87ae1d2d | 1615 | #ifdef CONFIG_PCI |
34cadd9c | 1616 | if (pcidev_id) { |
6fb7427d AS |
1617 | pdata->tx_param = parent; |
1618 | pdata->rx_param = parent; | |
34cadd9c JN |
1619 | pdata->dma_filter = pxa2xx_spi_idma_filter; |
1620 | } | |
87ae1d2d | 1621 | #endif |
34cadd9c | 1622 | |
a3496855 | 1623 | ssp->clk = devm_clk_get(&pdev->dev, NULL); |
5eb263ef | 1624 | if (IS_ERR(ssp->clk)) |
14af1df3 | 1625 | return ERR_CAST(ssp->clk); |
5eb263ef | 1626 | |
a3496855 | 1627 | ssp->irq = platform_get_irq(pdev, 0); |
5eb263ef | 1628 | if (ssp->irq < 0) |
14af1df3 | 1629 | return ERR_PTR(ssp->irq); |
5eb263ef | 1630 | |
03fbf488 | 1631 | ssp->type = type; |
4f3d9577 | 1632 | ssp->dev = &pdev->dev; |
365e856e | 1633 | ssp->port_id = pxa2xx_spi_get_port_id(&pdev->dev); |
a3496855 | 1634 | |
f2faa3ec | 1635 | pdata->is_slave = device_property_read_bool(&pdev->dev, "spi-slave"); |
a3496855 | 1636 | pdata->num_chipselect = 1; |
cddb339b | 1637 | pdata->enable_dma = true; |
37821a82 | 1638 | pdata->dma_burst_size = 1; |
a3496855 MW |
1639 | |
1640 | return pdata; | |
1641 | } | |
1642 | ||
51eea52d | 1643 | static int pxa2xx_spi_fw_translate_cs(struct spi_controller *controller, |
3cc7b0e3 | 1644 | unsigned int cs) |
0c27d9cf | 1645 | { |
51eea52d | 1646 | struct driver_data *drv_data = spi_controller_get_devdata(controller); |
0c27d9cf MW |
1647 | |
1648 | if (has_acpi_companion(&drv_data->pdev->dev)) { | |
1649 | switch (drv_data->ssp_type) { | |
1650 | /* | |
1651 | * For Atoms the ACPI DeviceSelection used by the Windows | |
1652 | * driver starts from 1 instead of 0 so translate it here | |
1653 | * to match what Linux expects. | |
1654 | */ | |
1655 | case LPSS_BYT_SSP: | |
30f3a6ab | 1656 | case LPSS_BSW_SSP: |
0c27d9cf MW |
1657 | return cs - 1; |
1658 | ||
1659 | default: | |
1660 | break; | |
1661 | } | |
1662 | } | |
1663 | ||
1664 | return cs; | |
1665 | } | |
1666 | ||
b2662a16 DV |
1667 | static size_t pxa2xx_spi_max_dma_transfer_size(struct spi_device *spi) |
1668 | { | |
1669 | return MAX_DMA_LEN; | |
1670 | } | |
1671 | ||
fd4a319b | 1672 | static int pxa2xx_spi_probe(struct platform_device *pdev) |
e0c9905e SS |
1673 | { |
1674 | struct device *dev = &pdev->dev; | |
51eea52d LR |
1675 | struct pxa2xx_spi_controller *platform_info; |
1676 | struct spi_controller *controller; | |
65a00a20 | 1677 | struct driver_data *drv_data; |
2f1a74e5 | 1678 | struct ssp_device *ssp; |
8b136baa | 1679 | const struct lpss_config *config; |
99f499cd | 1680 | int status, count; |
c039dd27 | 1681 | u32 tmp; |
e0c9905e | 1682 | |
851bacf5 MW |
1683 | platform_info = dev_get_platdata(dev); |
1684 | if (!platform_info) { | |
0db64215 | 1685 | platform_info = pxa2xx_spi_init_pdata(pdev); |
14af1df3 | 1686 | if (IS_ERR(platform_info)) { |
a3496855 | 1687 | dev_err(&pdev->dev, "missing platform data\n"); |
14af1df3 | 1688 | return PTR_ERR(platform_info); |
a3496855 | 1689 | } |
851bacf5 | 1690 | } |
e0c9905e | 1691 | |
baffe169 | 1692 | ssp = pxa_ssp_request(pdev->id, pdev->name); |
851bacf5 MW |
1693 | if (!ssp) |
1694 | ssp = &platform_info->ssp; | |
1695 | ||
1696 | if (!ssp->mmio_base) { | |
1697 | dev_err(&pdev->dev, "failed to get ssp\n"); | |
e0c9905e SS |
1698 | return -ENODEV; |
1699 | } | |
1700 | ||
ec93cb6f | 1701 | if (platform_info->is_slave) |
5626308b | 1702 | controller = devm_spi_alloc_slave(dev, sizeof(*drv_data)); |
ec93cb6f | 1703 | else |
5626308b | 1704 | controller = devm_spi_alloc_master(dev, sizeof(*drv_data)); |
ec93cb6f | 1705 | |
51eea52d LR |
1706 | if (!controller) { |
1707 | dev_err(&pdev->dev, "cannot alloc spi_controller\n"); | |
baffe169 | 1708 | pxa_ssp_free(ssp); |
e0c9905e SS |
1709 | return -ENOMEM; |
1710 | } | |
51eea52d LR |
1711 | drv_data = spi_controller_get_devdata(controller); |
1712 | drv_data->controller = controller; | |
1713 | drv_data->controller_info = platform_info; | |
e0c9905e | 1714 | drv_data->pdev = pdev; |
2f1a74e5 | 1715 | drv_data->ssp = ssp; |
e0c9905e | 1716 | |
51eea52d | 1717 | controller->dev.of_node = pdev->dev.of_node; |
e7db06b5 | 1718 | /* the spi->mode bits understood by this driver: */ |
51eea52d LR |
1719 | controller->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH | SPI_LOOP; |
1720 | ||
1721 | controller->bus_num = ssp->port_id; | |
1722 | controller->dma_alignment = DMA_ALIGNMENT; | |
1723 | controller->cleanup = cleanup; | |
1724 | controller->setup = setup; | |
1725 | controller->set_cs = pxa2xx_spi_set_cs; | |
1726 | controller->transfer_one = pxa2xx_spi_transfer_one; | |
1727 | controller->slave_abort = pxa2xx_spi_slave_abort; | |
1728 | controller->handle_err = pxa2xx_spi_handle_err; | |
1729 | controller->unprepare_transfer_hardware = pxa2xx_spi_unprepare_transfer; | |
1730 | controller->fw_translate_cs = pxa2xx_spi_fw_translate_cs; | |
1731 | controller->auto_runtime_pm = true; | |
1732 | controller->flags = SPI_CONTROLLER_MUST_RX | SPI_CONTROLLER_MUST_TX; | |
e0c9905e | 1733 | |
2f1a74e5 | 1734 | drv_data->ssp_type = ssp->type; |
e0c9905e | 1735 | |
2f1a74e5 | 1736 | drv_data->ioaddr = ssp->mmio_base; |
1737 | drv_data->ssdr_physical = ssp->phys_base + SSDR; | |
2a8626a9 | 1738 | if (pxa25x_ssp_comp(drv_data)) { |
e5262d05 WC |
1739 | switch (drv_data->ssp_type) { |
1740 | case QUARK_X1000_SSP: | |
51eea52d | 1741 | controller->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 32); |
e5262d05 WC |
1742 | break; |
1743 | default: | |
51eea52d | 1744 | controller->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 16); |
e5262d05 WC |
1745 | break; |
1746 | } | |
1747 | ||
e0c9905e SS |
1748 | drv_data->int_cr1 = SSCR1_TIE | SSCR1_RIE; |
1749 | drv_data->dma_cr1 = 0; | |
1750 | drv_data->clear_sr = SSSR_ROR; | |
1751 | drv_data->mask_sr = SSSR_RFS | SSSR_TFS | SSSR_ROR; | |
1752 | } else { | |
51eea52d | 1753 | controller->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 32); |
e0c9905e | 1754 | drv_data->int_cr1 = SSCR1_TIE | SSCR1_RIE | SSCR1_TINTE; |
5928808e | 1755 | drv_data->dma_cr1 = DEFAULT_DMA_CR1; |
e0c9905e | 1756 | drv_data->clear_sr = SSSR_ROR | SSSR_TINT; |
ec93cb6f LR |
1757 | drv_data->mask_sr = SSSR_TINT | SSSR_RFS | SSSR_TFS |
1758 | | SSSR_ROR | SSSR_TUR; | |
e0c9905e SS |
1759 | } |
1760 | ||
49cbb1e0 SAS |
1761 | status = request_irq(ssp->irq, ssp_int, IRQF_SHARED, dev_name(dev), |
1762 | drv_data); | |
e0c9905e | 1763 | if (status < 0) { |
65a00a20 | 1764 | dev_err(&pdev->dev, "cannot get IRQ %d\n", ssp->irq); |
51eea52d | 1765 | goto out_error_controller_alloc; |
e0c9905e SS |
1766 | } |
1767 | ||
1768 | /* Setup DMA if requested */ | |
e0c9905e | 1769 | if (platform_info->enable_dma) { |
cd7bed00 MW |
1770 | status = pxa2xx_spi_dma_setup(drv_data); |
1771 | if (status) { | |
8b57b11b | 1772 | dev_warn(dev, "no DMA channels available, using PIO\n"); |
cd7bed00 | 1773 | platform_info->enable_dma = false; |
b6ced294 | 1774 | } else { |
51eea52d | 1775 | controller->can_dma = pxa2xx_spi_can_dma; |
bf9f742c | 1776 | controller->max_dma_len = MAX_DMA_LEN; |
b2662a16 DV |
1777 | controller->max_transfer_size = |
1778 | pxa2xx_spi_max_dma_transfer_size; | |
e0c9905e | 1779 | } |
e0c9905e SS |
1780 | } |
1781 | ||
1782 | /* Enable SOC clock */ | |
62bbc864 TJ |
1783 | status = clk_prepare_enable(ssp->clk); |
1784 | if (status) | |
1785 | goto out_error_dma_irq_alloc; | |
3343b7a6 | 1786 | |
51eea52d | 1787 | controller->max_speed_hz = clk_get_rate(ssp->clk); |
23cdddb2 JN |
1788 | /* |
1789 | * Set minimum speed for all other platforms than Intel Quark which is | |
1790 | * able do under 1 Hz transfers. | |
1791 | */ | |
1792 | if (!pxa25x_ssp_comp(drv_data)) | |
1793 | controller->min_speed_hz = | |
1794 | DIV_ROUND_UP(controller->max_speed_hz, 4096); | |
1795 | else if (!is_quark_x1000_ssp(drv_data)) | |
1796 | controller->min_speed_hz = | |
1797 | DIV_ROUND_UP(controller->max_speed_hz, 512); | |
e0c9905e SS |
1798 | |
1799 | /* Load default SSP configuration */ | |
c039dd27 | 1800 | pxa2xx_spi_write(drv_data, SSCR0, 0); |
e5262d05 WC |
1801 | switch (drv_data->ssp_type) { |
1802 | case QUARK_X1000_SSP: | |
7c7289a4 AS |
1803 | tmp = QUARK_X1000_SSCR1_RxTresh(RX_THRESH_QUARK_X1000_DFLT) | |
1804 | QUARK_X1000_SSCR1_TxTresh(TX_THRESH_QUARK_X1000_DFLT); | |
c039dd27 | 1805 | pxa2xx_spi_write(drv_data, SSCR1, tmp); |
e5262d05 WC |
1806 | |
1807 | /* using the Motorola SPI protocol and use 8 bit frame */ | |
7c7289a4 AS |
1808 | tmp = QUARK_X1000_SSCR0_Motorola | QUARK_X1000_SSCR0_DataSize(8); |
1809 | pxa2xx_spi_write(drv_data, SSCR0, tmp); | |
e5262d05 | 1810 | break; |
7c7289a4 AS |
1811 | case CE4100_SSP: |
1812 | tmp = CE4100_SSCR1_RxTresh(RX_THRESH_CE4100_DFLT) | | |
1813 | CE4100_SSCR1_TxTresh(TX_THRESH_CE4100_DFLT); | |
1814 | pxa2xx_spi_write(drv_data, SSCR1, tmp); | |
1815 | tmp = SSCR0_SCR(2) | SSCR0_Motorola | SSCR0_DataSize(8); | |
1816 | pxa2xx_spi_write(drv_data, SSCR0, tmp); | |
a2dd8af0 | 1817 | break; |
e5262d05 | 1818 | default: |
ec93cb6f | 1819 | |
51eea52d | 1820 | if (spi_controller_is_slave(controller)) { |
ec93cb6f LR |
1821 | tmp = SSCR1_SCFR | |
1822 | SSCR1_SCLKDIR | | |
1823 | SSCR1_SFRMDIR | | |
1824 | SSCR1_RxTresh(2) | | |
1825 | SSCR1_TxTresh(1) | | |
1826 | SSCR1_SPH; | |
1827 | } else { | |
1828 | tmp = SSCR1_RxTresh(RX_THRESH_DFLT) | | |
1829 | SSCR1_TxTresh(TX_THRESH_DFLT); | |
1830 | } | |
c039dd27 | 1831 | pxa2xx_spi_write(drv_data, SSCR1, tmp); |
ec93cb6f | 1832 | tmp = SSCR0_Motorola | SSCR0_DataSize(8); |
51eea52d | 1833 | if (!spi_controller_is_slave(controller)) |
ec93cb6f | 1834 | tmp |= SSCR0_SCR(2); |
c039dd27 | 1835 | pxa2xx_spi_write(drv_data, SSCR0, tmp); |
e5262d05 WC |
1836 | break; |
1837 | } | |
1838 | ||
2a8626a9 | 1839 | if (!pxa25x_ssp_comp(drv_data)) |
c039dd27 | 1840 | pxa2xx_spi_write(drv_data, SSTO, 0); |
e5262d05 WC |
1841 | |
1842 | if (!is_quark_x1000_ssp(drv_data)) | |
c039dd27 | 1843 | pxa2xx_spi_write(drv_data, SSPSP, 0); |
e0c9905e | 1844 | |
8b136baa JN |
1845 | if (is_lpss_ssp(drv_data)) { |
1846 | lpss_ssp_setup(drv_data); | |
1847 | config = lpss_get_config(drv_data); | |
1848 | if (config->reg_capabilities >= 0) { | |
1849 | tmp = __lpss_ssp_read_priv(drv_data, | |
1850 | config->reg_capabilities); | |
1851 | tmp &= LPSS_CAPS_CS_EN_MASK; | |
1852 | tmp >>= LPSS_CAPS_CS_EN_SHIFT; | |
1853 | platform_info->num_chipselect = ffz(tmp); | |
30f3a6ab MW |
1854 | } else if (config->cs_num) { |
1855 | platform_info->num_chipselect = config->cs_num; | |
8b136baa JN |
1856 | } |
1857 | } | |
51eea52d | 1858 | controller->num_chipselect = platform_info->num_chipselect; |
8b136baa | 1859 | |
99f499cd | 1860 | count = gpiod_count(&pdev->dev, "cs"); |
6ac5a435 AS |
1861 | if (count > 0) { |
1862 | int i; | |
1863 | ||
51eea52d LR |
1864 | controller->num_chipselect = max_t(int, count, |
1865 | controller->num_chipselect); | |
99f499cd | 1866 | |
6ac5a435 | 1867 | drv_data->cs_gpiods = devm_kcalloc(&pdev->dev, |
51eea52d | 1868 | controller->num_chipselect, sizeof(struct gpio_desc *), |
6ac5a435 AS |
1869 | GFP_KERNEL); |
1870 | if (!drv_data->cs_gpiods) { | |
1871 | status = -ENOMEM; | |
1872 | goto out_error_clock_enabled; | |
1873 | } | |
1874 | ||
51eea52d | 1875 | for (i = 0; i < controller->num_chipselect; i++) { |
6ac5a435 AS |
1876 | struct gpio_desc *gpiod; |
1877 | ||
d35f2dc9 | 1878 | gpiod = devm_gpiod_get_index(dev, "cs", i, GPIOD_ASIS); |
6ac5a435 AS |
1879 | if (IS_ERR(gpiod)) { |
1880 | /* Means use native chip select */ | |
1881 | if (PTR_ERR(gpiod) == -ENOENT) | |
1882 | continue; | |
1883 | ||
77d33897 | 1884 | status = PTR_ERR(gpiod); |
6ac5a435 AS |
1885 | goto out_error_clock_enabled; |
1886 | } else { | |
1887 | drv_data->cs_gpiods[i] = gpiod; | |
1888 | } | |
1889 | } | |
1890 | } | |
1891 | ||
77d33897 LR |
1892 | if (platform_info->is_slave) { |
1893 | drv_data->gpiod_ready = devm_gpiod_get_optional(dev, | |
1894 | "ready", GPIOD_OUT_LOW); | |
1895 | if (IS_ERR(drv_data->gpiod_ready)) { | |
1896 | status = PTR_ERR(drv_data->gpiod_ready); | |
1897 | goto out_error_clock_enabled; | |
1898 | } | |
1899 | } | |
1900 | ||
836d1a22 AO |
1901 | pm_runtime_set_autosuspend_delay(&pdev->dev, 50); |
1902 | pm_runtime_use_autosuspend(&pdev->dev); | |
1903 | pm_runtime_set_active(&pdev->dev); | |
1904 | pm_runtime_enable(&pdev->dev); | |
1905 | ||
e0c9905e SS |
1906 | /* Register with the SPI framework */ |
1907 | platform_set_drvdata(pdev, drv_data); | |
32e5b572 | 1908 | status = spi_register_controller(controller); |
e0c9905e | 1909 | if (status != 0) { |
51eea52d | 1910 | dev_err(&pdev->dev, "problem registering spi controller\n"); |
12742045 | 1911 | goto out_error_pm_runtime_enabled; |
e0c9905e SS |
1912 | } |
1913 | ||
1914 | return status; | |
1915 | ||
12742045 | 1916 | out_error_pm_runtime_enabled: |
e2b714af | 1917 | pm_runtime_disable(&pdev->dev); |
12742045 LR |
1918 | |
1919 | out_error_clock_enabled: | |
3343b7a6 | 1920 | clk_disable_unprepare(ssp->clk); |
62bbc864 TJ |
1921 | |
1922 | out_error_dma_irq_alloc: | |
cd7bed00 | 1923 | pxa2xx_spi_dma_release(drv_data); |
2f1a74e5 | 1924 | free_irq(ssp->irq, drv_data); |
e0c9905e | 1925 | |
51eea52d | 1926 | out_error_controller_alloc: |
baffe169 | 1927 | pxa_ssp_free(ssp); |
e0c9905e SS |
1928 | return status; |
1929 | } | |
1930 | ||
1931 | static int pxa2xx_spi_remove(struct platform_device *pdev) | |
1932 | { | |
1933 | struct driver_data *drv_data = platform_get_drvdata(pdev); | |
3d24b2a4 | 1934 | struct ssp_device *ssp = drv_data->ssp; |
e0c9905e | 1935 | |
7d94a505 MW |
1936 | pm_runtime_get_sync(&pdev->dev); |
1937 | ||
32e5b572 LW |
1938 | spi_unregister_controller(drv_data->controller); |
1939 | ||
e0c9905e | 1940 | /* Disable the SSP at the peripheral and SOC level */ |
c039dd27 | 1941 | pxa2xx_spi_write(drv_data, SSCR0, 0); |
3343b7a6 | 1942 | clk_disable_unprepare(ssp->clk); |
e0c9905e SS |
1943 | |
1944 | /* Release DMA */ | |
51eea52d | 1945 | if (drv_data->controller_info->enable_dma) |
cd7bed00 | 1946 | pxa2xx_spi_dma_release(drv_data); |
e0c9905e | 1947 | |
7d94a505 MW |
1948 | pm_runtime_put_noidle(&pdev->dev); |
1949 | pm_runtime_disable(&pdev->dev); | |
1950 | ||
e0c9905e | 1951 | /* Release IRQ */ |
2f1a74e5 | 1952 | free_irq(ssp->irq, drv_data); |
1953 | ||
1954 | /* Release SSP */ | |
baffe169 | 1955 | pxa_ssp_free(ssp); |
e0c9905e | 1956 | |
e0c9905e SS |
1957 | return 0; |
1958 | } | |
1959 | ||
382cebb0 | 1960 | #ifdef CONFIG_PM_SLEEP |
86d2593a | 1961 | static int pxa2xx_spi_suspend(struct device *dev) |
e0c9905e | 1962 | { |
86d2593a | 1963 | struct driver_data *drv_data = dev_get_drvdata(dev); |
2f1a74e5 | 1964 | struct ssp_device *ssp = drv_data->ssp; |
bffc967e | 1965 | int status; |
e0c9905e | 1966 | |
51eea52d | 1967 | status = spi_controller_suspend(drv_data->controller); |
e0c9905e SS |
1968 | if (status != 0) |
1969 | return status; | |
c039dd27 | 1970 | pxa2xx_spi_write(drv_data, SSCR0, 0); |
2b9375b9 DES |
1971 | |
1972 | if (!pm_runtime_suspended(dev)) | |
1973 | clk_disable_unprepare(ssp->clk); | |
e0c9905e SS |
1974 | |
1975 | return 0; | |
1976 | } | |
1977 | ||
86d2593a | 1978 | static int pxa2xx_spi_resume(struct device *dev) |
e0c9905e | 1979 | { |
86d2593a | 1980 | struct driver_data *drv_data = dev_get_drvdata(dev); |
2f1a74e5 | 1981 | struct ssp_device *ssp = drv_data->ssp; |
bffc967e | 1982 | int status; |
e0c9905e SS |
1983 | |
1984 | /* Enable the SSP clock */ | |
62bbc864 TJ |
1985 | if (!pm_runtime_suspended(dev)) { |
1986 | status = clk_prepare_enable(ssp->clk); | |
1987 | if (status) | |
1988 | return status; | |
1989 | } | |
e0c9905e SS |
1990 | |
1991 | /* Start the queue running */ | |
51eea52d | 1992 | return spi_controller_resume(drv_data->controller); |
e0c9905e | 1993 | } |
7d94a505 MW |
1994 | #endif |
1995 | ||
ec833050 | 1996 | #ifdef CONFIG_PM |
7d94a505 MW |
1997 | static int pxa2xx_spi_runtime_suspend(struct device *dev) |
1998 | { | |
1999 | struct driver_data *drv_data = dev_get_drvdata(dev); | |
2000 | ||
2001 | clk_disable_unprepare(drv_data->ssp->clk); | |
2002 | return 0; | |
2003 | } | |
2004 | ||
2005 | static int pxa2xx_spi_runtime_resume(struct device *dev) | |
2006 | { | |
2007 | struct driver_data *drv_data = dev_get_drvdata(dev); | |
62bbc864 | 2008 | int status; |
7d94a505 | 2009 | |
62bbc864 TJ |
2010 | status = clk_prepare_enable(drv_data->ssp->clk); |
2011 | return status; | |
7d94a505 MW |
2012 | } |
2013 | #endif | |
86d2593a | 2014 | |
47145210 | 2015 | static const struct dev_pm_ops pxa2xx_spi_pm_ops = { |
7d94a505 MW |
2016 | SET_SYSTEM_SLEEP_PM_OPS(pxa2xx_spi_suspend, pxa2xx_spi_resume) |
2017 | SET_RUNTIME_PM_OPS(pxa2xx_spi_runtime_suspend, | |
2018 | pxa2xx_spi_runtime_resume, NULL) | |
86d2593a | 2019 | }; |
e0c9905e SS |
2020 | |
2021 | static struct platform_driver driver = { | |
2022 | .driver = { | |
86d2593a | 2023 | .name = "pxa2xx-spi", |
86d2593a | 2024 | .pm = &pxa2xx_spi_pm_ops, |
a3496855 | 2025 | .acpi_match_table = ACPI_PTR(pxa2xx_spi_acpi_match), |
87ae1d2d | 2026 | .of_match_table = of_match_ptr(pxa2xx_spi_of_match), |
e0c9905e | 2027 | }, |
fbd29a14 | 2028 | .probe = pxa2xx_spi_probe, |
d1e44d9c | 2029 | .remove = pxa2xx_spi_remove, |
e0c9905e SS |
2030 | }; |
2031 | ||
2032 | static int __init pxa2xx_spi_init(void) | |
2033 | { | |
fbd29a14 | 2034 | return platform_driver_register(&driver); |
e0c9905e | 2035 | } |
5b61a749 | 2036 | subsys_initcall(pxa2xx_spi_init); |
e0c9905e SS |
2037 | |
2038 | static void __exit pxa2xx_spi_exit(void) | |
2039 | { | |
2040 | platform_driver_unregister(&driver); | |
2041 | } | |
2042 | module_exit(pxa2xx_spi_exit); | |
51ebf6ac FS |
2043 | |
2044 | MODULE_SOFTDEP("pre: dw_dmac"); |