Commit | Line | Data |
---|---|---|
ccdc7bf9 SO |
1 | /* |
2 | * OMAP2 McSPI controller driver | |
3 | * | |
4 | * Copyright (C) 2005, 2006 Nokia Corporation | |
5 | * Author: Samuel Ortiz <samuel.ortiz@nokia.com> and | |
1a5d8190 | 6 | * Juha Yrj�l� <juha.yrjola@nokia.com> |
ccdc7bf9 SO |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
ccdc7bf9 SO |
17 | */ |
18 | ||
19 | #include <linux/kernel.h> | |
ccdc7bf9 SO |
20 | #include <linux/interrupt.h> |
21 | #include <linux/module.h> | |
22 | #include <linux/device.h> | |
23 | #include <linux/delay.h> | |
24 | #include <linux/dma-mapping.h> | |
53741ed8 | 25 | #include <linux/dmaengine.h> |
beca3655 | 26 | #include <linux/pinctrl/consumer.h> |
ccdc7bf9 SO |
27 | #include <linux/platform_device.h> |
28 | #include <linux/err.h> | |
29 | #include <linux/clk.h> | |
30 | #include <linux/io.h> | |
5a0e3ad6 | 31 | #include <linux/slab.h> |
1f1a4384 | 32 | #include <linux/pm_runtime.h> |
d5a80031 BC |
33 | #include <linux/of.h> |
34 | #include <linux/of_device.h> | |
d33f473d | 35 | #include <linux/gcd.h> |
ccdc7bf9 SO |
36 | |
37 | #include <linux/spi/spi.h> | |
bc7f9bbc | 38 | #include <linux/gpio.h> |
ccdc7bf9 | 39 | |
2203747c | 40 | #include <linux/platform_data/spi-omap2-mcspi.h> |
ccdc7bf9 SO |
41 | |
42 | #define OMAP2_MCSPI_MAX_FREQ 48000000 | |
faee9b05 | 43 | #define OMAP2_MCSPI_MAX_DIVIDER 4096 |
d33f473d IS |
44 | #define OMAP2_MCSPI_MAX_FIFODEPTH 64 |
45 | #define OMAP2_MCSPI_MAX_FIFOWCNT 0xFFFF | |
27b5284c | 46 | #define SPI_AUTOSUSPEND_TIMEOUT 2000 |
ccdc7bf9 SO |
47 | |
48 | #define OMAP2_MCSPI_REVISION 0x00 | |
ccdc7bf9 SO |
49 | #define OMAP2_MCSPI_SYSSTATUS 0x14 |
50 | #define OMAP2_MCSPI_IRQSTATUS 0x18 | |
51 | #define OMAP2_MCSPI_IRQENABLE 0x1c | |
52 | #define OMAP2_MCSPI_WAKEUPENABLE 0x20 | |
53 | #define OMAP2_MCSPI_SYST 0x24 | |
54 | #define OMAP2_MCSPI_MODULCTRL 0x28 | |
d33f473d | 55 | #define OMAP2_MCSPI_XFERLEVEL 0x7c |
ccdc7bf9 SO |
56 | |
57 | /* per-channel banks, 0x14 bytes each, first is: */ | |
58 | #define OMAP2_MCSPI_CHCONF0 0x2c | |
59 | #define OMAP2_MCSPI_CHSTAT0 0x30 | |
60 | #define OMAP2_MCSPI_CHCTRL0 0x34 | |
61 | #define OMAP2_MCSPI_TX0 0x38 | |
62 | #define OMAP2_MCSPI_RX0 0x3c | |
63 | ||
64 | /* per-register bitmasks: */ | |
d33f473d | 65 | #define OMAP2_MCSPI_IRQSTATUS_EOW BIT(17) |
ccdc7bf9 | 66 | |
7a8fa725 JH |
67 | #define OMAP2_MCSPI_MODULCTRL_SINGLE BIT(0) |
68 | #define OMAP2_MCSPI_MODULCTRL_MS BIT(2) | |
69 | #define OMAP2_MCSPI_MODULCTRL_STEST BIT(3) | |
ccdc7bf9 | 70 | |
7a8fa725 JH |
71 | #define OMAP2_MCSPI_CHCONF_PHA BIT(0) |
72 | #define OMAP2_MCSPI_CHCONF_POL BIT(1) | |
ccdc7bf9 | 73 | #define OMAP2_MCSPI_CHCONF_CLKD_MASK (0x0f << 2) |
7a8fa725 | 74 | #define OMAP2_MCSPI_CHCONF_EPOL BIT(6) |
ccdc7bf9 | 75 | #define OMAP2_MCSPI_CHCONF_WL_MASK (0x1f << 7) |
7a8fa725 JH |
76 | #define OMAP2_MCSPI_CHCONF_TRM_RX_ONLY BIT(12) |
77 | #define OMAP2_MCSPI_CHCONF_TRM_TX_ONLY BIT(13) | |
ccdc7bf9 | 78 | #define OMAP2_MCSPI_CHCONF_TRM_MASK (0x03 << 12) |
7a8fa725 JH |
79 | #define OMAP2_MCSPI_CHCONF_DMAW BIT(14) |
80 | #define OMAP2_MCSPI_CHCONF_DMAR BIT(15) | |
81 | #define OMAP2_MCSPI_CHCONF_DPE0 BIT(16) | |
82 | #define OMAP2_MCSPI_CHCONF_DPE1 BIT(17) | |
83 | #define OMAP2_MCSPI_CHCONF_IS BIT(18) | |
84 | #define OMAP2_MCSPI_CHCONF_TURBO BIT(19) | |
85 | #define OMAP2_MCSPI_CHCONF_FORCE BIT(20) | |
d33f473d IS |
86 | #define OMAP2_MCSPI_CHCONF_FFET BIT(27) |
87 | #define OMAP2_MCSPI_CHCONF_FFER BIT(28) | |
faee9b05 | 88 | #define OMAP2_MCSPI_CHCONF_CLKG BIT(29) |
ccdc7bf9 | 89 | |
7a8fa725 JH |
90 | #define OMAP2_MCSPI_CHSTAT_RXS BIT(0) |
91 | #define OMAP2_MCSPI_CHSTAT_TXS BIT(1) | |
92 | #define OMAP2_MCSPI_CHSTAT_EOT BIT(2) | |
d33f473d | 93 | #define OMAP2_MCSPI_CHSTAT_TXFFE BIT(3) |
ccdc7bf9 | 94 | |
7a8fa725 | 95 | #define OMAP2_MCSPI_CHCTRL_EN BIT(0) |
faee9b05 | 96 | #define OMAP2_MCSPI_CHCTRL_EXTCLK_MASK (0xff << 8) |
ccdc7bf9 | 97 | |
7a8fa725 | 98 | #define OMAP2_MCSPI_WAKEUPENABLE_WKEN BIT(0) |
ccdc7bf9 SO |
99 | |
100 | /* We have 2 DMA channels per CS, one for RX and one for TX */ | |
101 | struct omap2_mcspi_dma { | |
53741ed8 RK |
102 | struct dma_chan *dma_tx; |
103 | struct dma_chan *dma_rx; | |
ccdc7bf9 | 104 | |
ccdc7bf9 SO |
105 | struct completion dma_tx_completion; |
106 | struct completion dma_rx_completion; | |
74f3aaad MP |
107 | |
108 | char dma_rx_ch_name[14]; | |
109 | char dma_tx_ch_name[14]; | |
ccdc7bf9 SO |
110 | }; |
111 | ||
112 | /* use PIO for small transfers, avoiding DMA setup/teardown overhead and | |
113 | * cache operations; better heuristics consider wordsize and bitrate. | |
114 | */ | |
8b66c134 | 115 | #define DMA_MIN_BYTES 160 |
ccdc7bf9 SO |
116 | |
117 | ||
1bd897f8 BC |
118 | /* |
119 | * Used for context save and restore, structure members to be updated whenever | |
120 | * corresponding registers are modified. | |
121 | */ | |
122 | struct omap2_mcspi_regs { | |
123 | u32 modulctrl; | |
124 | u32 wakeupenable; | |
125 | struct list_head cs; | |
126 | }; | |
127 | ||
ccdc7bf9 | 128 | struct omap2_mcspi { |
ccdc7bf9 | 129 | struct spi_master *master; |
ccdc7bf9 SO |
130 | /* Virtual base address of the controller */ |
131 | void __iomem *base; | |
e5480b73 | 132 | unsigned long phys; |
ccdc7bf9 SO |
133 | /* SPI1 has 4 channels, while SPI2 has 2 */ |
134 | struct omap2_mcspi_dma *dma_channels; | |
1bd897f8 | 135 | struct device *dev; |
1bd897f8 | 136 | struct omap2_mcspi_regs ctx; |
d33f473d | 137 | int fifo_depth; |
0384e90b | 138 | unsigned int pin_dir:1; |
ccdc7bf9 SO |
139 | }; |
140 | ||
141 | struct omap2_mcspi_cs { | |
142 | void __iomem *base; | |
e5480b73 | 143 | unsigned long phys; |
ccdc7bf9 | 144 | int word_len; |
97ca0d6c | 145 | u16 mode; |
89c05372 | 146 | struct list_head node; |
a41ae1ad | 147 | /* Context save and restore shadow register */ |
faee9b05 | 148 | u32 chconf0, chctrl0; |
a41ae1ad H |
149 | }; |
150 | ||
ccdc7bf9 SO |
151 | static inline void mcspi_write_reg(struct spi_master *master, |
152 | int idx, u32 val) | |
153 | { | |
154 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); | |
155 | ||
21b2ce5e | 156 | writel_relaxed(val, mcspi->base + idx); |
ccdc7bf9 SO |
157 | } |
158 | ||
159 | static inline u32 mcspi_read_reg(struct spi_master *master, int idx) | |
160 | { | |
161 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); | |
162 | ||
21b2ce5e | 163 | return readl_relaxed(mcspi->base + idx); |
ccdc7bf9 SO |
164 | } |
165 | ||
166 | static inline void mcspi_write_cs_reg(const struct spi_device *spi, | |
167 | int idx, u32 val) | |
168 | { | |
169 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
170 | ||
21b2ce5e | 171 | writel_relaxed(val, cs->base + idx); |
ccdc7bf9 SO |
172 | } |
173 | ||
174 | static inline u32 mcspi_read_cs_reg(const struct spi_device *spi, int idx) | |
175 | { | |
176 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
177 | ||
21b2ce5e | 178 | return readl_relaxed(cs->base + idx); |
ccdc7bf9 SO |
179 | } |
180 | ||
a41ae1ad H |
181 | static inline u32 mcspi_cached_chconf0(const struct spi_device *spi) |
182 | { | |
183 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
184 | ||
185 | return cs->chconf0; | |
186 | } | |
187 | ||
188 | static inline void mcspi_write_chconf0(const struct spi_device *spi, u32 val) | |
189 | { | |
190 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
191 | ||
192 | cs->chconf0 = val; | |
193 | mcspi_write_cs_reg(spi, OMAP2_MCSPI_CHCONF0, val); | |
a330ce20 | 194 | mcspi_read_cs_reg(spi, OMAP2_MCSPI_CHCONF0); |
a41ae1ad H |
195 | } |
196 | ||
56cd5c15 IS |
197 | static inline int mcspi_bytes_per_word(int word_len) |
198 | { | |
199 | if (word_len <= 8) | |
200 | return 1; | |
201 | else if (word_len <= 16) | |
202 | return 2; | |
203 | else /* word_len <= 32 */ | |
204 | return 4; | |
205 | } | |
206 | ||
ccdc7bf9 SO |
207 | static void omap2_mcspi_set_dma_req(const struct spi_device *spi, |
208 | int is_read, int enable) | |
209 | { | |
210 | u32 l, rw; | |
211 | ||
a41ae1ad | 212 | l = mcspi_cached_chconf0(spi); |
ccdc7bf9 SO |
213 | |
214 | if (is_read) /* 1 is read, 0 write */ | |
215 | rw = OMAP2_MCSPI_CHCONF_DMAR; | |
216 | else | |
217 | rw = OMAP2_MCSPI_CHCONF_DMAW; | |
218 | ||
af4e944d S |
219 | if (enable) |
220 | l |= rw; | |
221 | else | |
222 | l &= ~rw; | |
223 | ||
a41ae1ad | 224 | mcspi_write_chconf0(spi, l); |
ccdc7bf9 SO |
225 | } |
226 | ||
227 | static void omap2_mcspi_set_enable(const struct spi_device *spi, int enable) | |
228 | { | |
faee9b05 | 229 | struct omap2_mcspi_cs *cs = spi->controller_state; |
ccdc7bf9 SO |
230 | u32 l; |
231 | ||
faee9b05 SS |
232 | l = cs->chctrl0; |
233 | if (enable) | |
234 | l |= OMAP2_MCSPI_CHCTRL_EN; | |
235 | else | |
236 | l &= ~OMAP2_MCSPI_CHCTRL_EN; | |
237 | cs->chctrl0 = l; | |
238 | mcspi_write_cs_reg(spi, OMAP2_MCSPI_CHCTRL0, cs->chctrl0); | |
4743a0f8 RT |
239 | /* Flash post-writes */ |
240 | mcspi_read_cs_reg(spi, OMAP2_MCSPI_CHCTRL0); | |
ccdc7bf9 SO |
241 | } |
242 | ||
ddcad7e9 | 243 | static void omap2_mcspi_set_cs(struct spi_device *spi, bool enable) |
ccdc7bf9 | 244 | { |
5f74db10 | 245 | struct omap2_mcspi *mcspi = spi_master_get_devdata(spi->master); |
ccdc7bf9 SO |
246 | u32 l; |
247 | ||
4373f8b6 MW |
248 | /* The controller handles the inverted chip selects |
249 | * using the OMAP2_MCSPI_CHCONF_EPOL bit so revert | |
250 | * the inversion from the core spi_set_cs function. | |
251 | */ | |
252 | if (spi->mode & SPI_CS_HIGH) | |
253 | enable = !enable; | |
254 | ||
ddcad7e9 | 255 | if (spi->controller_state) { |
5f74db10 SR |
256 | int err = pm_runtime_get_sync(mcspi->dev); |
257 | if (err < 0) { | |
258 | dev_err(mcspi->dev, "failed to get sync: %d\n", err); | |
259 | return; | |
260 | } | |
261 | ||
ddcad7e9 | 262 | l = mcspi_cached_chconf0(spi); |
af4e944d | 263 | |
ddcad7e9 MW |
264 | if (enable) |
265 | l &= ~OMAP2_MCSPI_CHCONF_FORCE; | |
266 | else | |
267 | l |= OMAP2_MCSPI_CHCONF_FORCE; | |
268 | ||
269 | mcspi_write_chconf0(spi, l); | |
5f74db10 SR |
270 | |
271 | pm_runtime_mark_last_busy(mcspi->dev); | |
272 | pm_runtime_put_autosuspend(mcspi->dev); | |
ddcad7e9 | 273 | } |
ccdc7bf9 SO |
274 | } |
275 | ||
276 | static void omap2_mcspi_set_master_mode(struct spi_master *master) | |
277 | { | |
1bd897f8 BC |
278 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); |
279 | struct omap2_mcspi_regs *ctx = &mcspi->ctx; | |
ccdc7bf9 SO |
280 | u32 l; |
281 | ||
1bd897f8 BC |
282 | /* |
283 | * Setup when switching from (reset default) slave mode | |
ccdc7bf9 SO |
284 | * to single-channel master mode |
285 | */ | |
286 | l = mcspi_read_reg(master, OMAP2_MCSPI_MODULCTRL); | |
af4e944d S |
287 | l &= ~(OMAP2_MCSPI_MODULCTRL_STEST | OMAP2_MCSPI_MODULCTRL_MS); |
288 | l |= OMAP2_MCSPI_MODULCTRL_SINGLE; | |
ccdc7bf9 | 289 | mcspi_write_reg(master, OMAP2_MCSPI_MODULCTRL, l); |
a41ae1ad | 290 | |
1bd897f8 | 291 | ctx->modulctrl = l; |
a41ae1ad H |
292 | } |
293 | ||
d33f473d IS |
294 | static void omap2_mcspi_set_fifo(const struct spi_device *spi, |
295 | struct spi_transfer *t, int enable) | |
296 | { | |
297 | struct spi_master *master = spi->master; | |
298 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
299 | struct omap2_mcspi *mcspi; | |
300 | unsigned int wcnt; | |
5db542ed | 301 | int max_fifo_depth, fifo_depth, bytes_per_word; |
d33f473d IS |
302 | u32 chconf, xferlevel; |
303 | ||
304 | mcspi = spi_master_get_devdata(master); | |
305 | ||
306 | chconf = mcspi_cached_chconf0(spi); | |
307 | if (enable) { | |
308 | bytes_per_word = mcspi_bytes_per_word(cs->word_len); | |
309 | if (t->len % bytes_per_word != 0) | |
310 | goto disable_fifo; | |
311 | ||
5db542ed IS |
312 | if (t->rx_buf != NULL && t->tx_buf != NULL) |
313 | max_fifo_depth = OMAP2_MCSPI_MAX_FIFODEPTH / 2; | |
314 | else | |
315 | max_fifo_depth = OMAP2_MCSPI_MAX_FIFODEPTH; | |
316 | ||
317 | fifo_depth = gcd(t->len, max_fifo_depth); | |
d33f473d IS |
318 | if (fifo_depth < 2 || fifo_depth % bytes_per_word != 0) |
319 | goto disable_fifo; | |
320 | ||
321 | wcnt = t->len / bytes_per_word; | |
322 | if (wcnt > OMAP2_MCSPI_MAX_FIFOWCNT) | |
323 | goto disable_fifo; | |
324 | ||
325 | xferlevel = wcnt << 16; | |
326 | if (t->rx_buf != NULL) { | |
327 | chconf |= OMAP2_MCSPI_CHCONF_FFER; | |
328 | xferlevel |= (fifo_depth - 1) << 8; | |
5db542ed IS |
329 | } |
330 | if (t->tx_buf != NULL) { | |
d33f473d IS |
331 | chconf |= OMAP2_MCSPI_CHCONF_FFET; |
332 | xferlevel |= fifo_depth - 1; | |
333 | } | |
334 | ||
335 | mcspi_write_reg(master, OMAP2_MCSPI_XFERLEVEL, xferlevel); | |
336 | mcspi_write_chconf0(spi, chconf); | |
337 | mcspi->fifo_depth = fifo_depth; | |
338 | ||
339 | return; | |
340 | } | |
341 | ||
342 | disable_fifo: | |
343 | if (t->rx_buf != NULL) | |
344 | chconf &= ~OMAP2_MCSPI_CHCONF_FFER; | |
3d0763c0 JV |
345 | |
346 | if (t->tx_buf != NULL) | |
d33f473d IS |
347 | chconf &= ~OMAP2_MCSPI_CHCONF_FFET; |
348 | ||
349 | mcspi_write_chconf0(spi, chconf); | |
350 | mcspi->fifo_depth = 0; | |
351 | } | |
352 | ||
2764c500 IK |
353 | static int mcspi_wait_for_reg_bit(void __iomem *reg, unsigned long bit) |
354 | { | |
355 | unsigned long timeout; | |
356 | ||
357 | timeout = jiffies + msecs_to_jiffies(1000); | |
21b2ce5e | 358 | while (!(readl_relaxed(reg) & bit)) { |
ff23fa3b | 359 | if (time_after(jiffies, timeout)) { |
21b2ce5e | 360 | if (!(readl_relaxed(reg) & bit)) |
ff23fa3b SAS |
361 | return -ETIMEDOUT; |
362 | else | |
363 | return 0; | |
364 | } | |
2764c500 IK |
365 | cpu_relax(); |
366 | } | |
367 | return 0; | |
368 | } | |
369 | ||
53741ed8 RK |
370 | static void omap2_mcspi_rx_callback(void *data) |
371 | { | |
372 | struct spi_device *spi = data; | |
373 | struct omap2_mcspi *mcspi = spi_master_get_devdata(spi->master); | |
374 | struct omap2_mcspi_dma *mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
375 | ||
53741ed8 RK |
376 | /* We must disable the DMA RX request */ |
377 | omap2_mcspi_set_dma_req(spi, 1, 0); | |
830379e0 FB |
378 | |
379 | complete(&mcspi_dma->dma_rx_completion); | |
53741ed8 RK |
380 | } |
381 | ||
382 | static void omap2_mcspi_tx_callback(void *data) | |
383 | { | |
384 | struct spi_device *spi = data; | |
385 | struct omap2_mcspi *mcspi = spi_master_get_devdata(spi->master); | |
386 | struct omap2_mcspi_dma *mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
387 | ||
53741ed8 RK |
388 | /* We must disable the DMA TX request */ |
389 | omap2_mcspi_set_dma_req(spi, 0, 0); | |
830379e0 FB |
390 | |
391 | complete(&mcspi_dma->dma_tx_completion); | |
53741ed8 RK |
392 | } |
393 | ||
d7b4394e S |
394 | static void omap2_mcspi_tx_dma(struct spi_device *spi, |
395 | struct spi_transfer *xfer, | |
396 | struct dma_slave_config cfg) | |
ccdc7bf9 SO |
397 | { |
398 | struct omap2_mcspi *mcspi; | |
ccdc7bf9 | 399 | struct omap2_mcspi_dma *mcspi_dma; |
8c7494a5 | 400 | unsigned int count; |
ccdc7bf9 SO |
401 | |
402 | mcspi = spi_master_get_devdata(spi->master); | |
403 | mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
d7b4394e | 404 | count = xfer->len; |
ccdc7bf9 | 405 | |
d7b4394e | 406 | if (mcspi_dma->dma_tx) { |
53741ed8 | 407 | struct dma_async_tx_descriptor *tx; |
53741ed8 RK |
408 | |
409 | dmaengine_slave_config(mcspi_dma->dma_tx, &cfg); | |
410 | ||
0ba1870f FCJ |
411 | tx = dmaengine_prep_slave_sg(mcspi_dma->dma_tx, xfer->tx_sg.sgl, |
412 | xfer->tx_sg.nents, | |
413 | DMA_MEM_TO_DEV, | |
414 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
53741ed8 RK |
415 | if (tx) { |
416 | tx->callback = omap2_mcspi_tx_callback; | |
417 | tx->callback_param = spi; | |
418 | dmaengine_submit(tx); | |
419 | } else { | |
420 | /* FIXME: fall back to PIO? */ | |
421 | } | |
422 | } | |
d7b4394e S |
423 | dma_async_issue_pending(mcspi_dma->dma_tx); |
424 | omap2_mcspi_set_dma_req(spi, 0, 1); | |
425 | ||
d7b4394e | 426 | } |
53741ed8 | 427 | |
d7b4394e S |
428 | static unsigned |
429 | omap2_mcspi_rx_dma(struct spi_device *spi, struct spi_transfer *xfer, | |
430 | struct dma_slave_config cfg, | |
431 | unsigned es) | |
432 | { | |
433 | struct omap2_mcspi *mcspi; | |
434 | struct omap2_mcspi_dma *mcspi_dma; | |
0ba1870f FCJ |
435 | unsigned int count, transfer_reduction = 0; |
436 | struct scatterlist *sg_out[2]; | |
437 | int nb_sizes = 0, out_mapped_nents[2], ret, x; | |
438 | size_t sizes[2]; | |
d7b4394e S |
439 | u32 l; |
440 | int elements = 0; | |
441 | int word_len, element_count; | |
442 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
81261359 AM |
443 | void __iomem *chstat_reg = cs->base + OMAP2_MCSPI_CHSTAT0; |
444 | ||
d7b4394e S |
445 | mcspi = spi_master_get_devdata(spi->master); |
446 | mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
447 | count = xfer->len; | |
d33f473d | 448 | |
4bd00413 FCJ |
449 | /* |
450 | * In the "End-of-Transfer Procedure" section for DMA RX in OMAP35x TRM | |
451 | * it mentions reducing DMA transfer length by one element in master | |
452 | * normal mode. | |
453 | */ | |
d33f473d | 454 | if (mcspi->fifo_depth == 0) |
0ba1870f | 455 | transfer_reduction = es; |
d33f473d | 456 | |
d7b4394e S |
457 | word_len = cs->word_len; |
458 | l = mcspi_cached_chconf0(spi); | |
53741ed8 | 459 | |
d7b4394e S |
460 | if (word_len <= 8) |
461 | element_count = count; | |
462 | else if (word_len <= 16) | |
463 | element_count = count >> 1; | |
464 | else /* word_len <= 32 */ | |
465 | element_count = count >> 2; | |
466 | ||
467 | if (mcspi_dma->dma_rx) { | |
53741ed8 | 468 | struct dma_async_tx_descriptor *tx; |
53741ed8 RK |
469 | |
470 | dmaengine_slave_config(mcspi_dma->dma_rx, &cfg); | |
471 | ||
4bd00413 FCJ |
472 | /* |
473 | * Reduce DMA transfer length by one more if McSPI is | |
474 | * configured in turbo mode. | |
475 | */ | |
d33f473d | 476 | if ((l & OMAP2_MCSPI_CHCONF_TURBO) && mcspi->fifo_depth == 0) |
0ba1870f FCJ |
477 | transfer_reduction += es; |
478 | ||
479 | if (transfer_reduction) { | |
480 | /* Split sgl into two. The second sgl won't be used. */ | |
481 | sizes[0] = count - transfer_reduction; | |
482 | sizes[1] = transfer_reduction; | |
483 | nb_sizes = 2; | |
484 | } else { | |
485 | /* | |
486 | * Don't bother splitting the sgl. This essentially | |
487 | * clones the original sgl. | |
488 | */ | |
489 | sizes[0] = count; | |
490 | nb_sizes = 1; | |
491 | } | |
492 | ||
493 | ret = sg_split(xfer->rx_sg.sgl, xfer->rx_sg.nents, | |
494 | 0, nb_sizes, | |
495 | sizes, | |
496 | sg_out, out_mapped_nents, | |
497 | GFP_KERNEL); | |
53741ed8 | 498 | |
0ba1870f FCJ |
499 | if (ret < 0) { |
500 | dev_err(&spi->dev, "sg_split failed\n"); | |
501 | return 0; | |
502 | } | |
53741ed8 | 503 | |
0ba1870f FCJ |
504 | tx = dmaengine_prep_slave_sg(mcspi_dma->dma_rx, |
505 | sg_out[0], | |
506 | out_mapped_nents[0], | |
507 | DMA_DEV_TO_MEM, | |
508 | DMA_PREP_INTERRUPT | DMA_CTRL_ACK); | |
53741ed8 RK |
509 | if (tx) { |
510 | tx->callback = omap2_mcspi_rx_callback; | |
511 | tx->callback_param = spi; | |
512 | dmaengine_submit(tx); | |
513 | } else { | |
d7b4394e | 514 | /* FIXME: fall back to PIO? */ |
2764c500 | 515 | } |
ccdc7bf9 SO |
516 | } |
517 | ||
d7b4394e S |
518 | dma_async_issue_pending(mcspi_dma->dma_rx); |
519 | omap2_mcspi_set_dma_req(spi, 1, 1); | |
4743a0f8 | 520 | |
d7b4394e | 521 | wait_for_completion(&mcspi_dma->dma_rx_completion); |
0ba1870f FCJ |
522 | |
523 | for (x = 0; x < nb_sizes; x++) | |
524 | kfree(sg_out[x]); | |
d33f473d IS |
525 | |
526 | if (mcspi->fifo_depth > 0) | |
527 | return count; | |
528 | ||
4bd00413 FCJ |
529 | /* |
530 | * Due to the DMA transfer length reduction the missing bytes must | |
531 | * be read manually to receive all of the expected data. | |
532 | */ | |
d7b4394e | 533 | omap2_mcspi_set_enable(spi, 0); |
53741ed8 | 534 | |
d7b4394e | 535 | elements = element_count - 1; |
4743a0f8 | 536 | |
d7b4394e S |
537 | if (l & OMAP2_MCSPI_CHCONF_TURBO) { |
538 | elements--; | |
4743a0f8 | 539 | |
81261359 AM |
540 | if (!mcspi_wait_for_reg_bit(chstat_reg, |
541 | OMAP2_MCSPI_CHSTAT_RXS)) { | |
57c5c28d EN |
542 | u32 w; |
543 | ||
544 | w = mcspi_read_cs_reg(spi, OMAP2_MCSPI_RX0); | |
545 | if (word_len <= 8) | |
d7b4394e | 546 | ((u8 *)xfer->rx_buf)[elements++] = w; |
57c5c28d | 547 | else if (word_len <= 16) |
d7b4394e | 548 | ((u16 *)xfer->rx_buf)[elements++] = w; |
57c5c28d | 549 | else /* word_len <= 32 */ |
d7b4394e | 550 | ((u32 *)xfer->rx_buf)[elements++] = w; |
57c5c28d | 551 | } else { |
56cd5c15 | 552 | int bytes_per_word = mcspi_bytes_per_word(word_len); |
a1829d2b | 553 | dev_err(&spi->dev, "DMA RX penultimate word empty\n"); |
56cd5c15 | 554 | count -= (bytes_per_word << 1); |
d7b4394e S |
555 | omap2_mcspi_set_enable(spi, 1); |
556 | return count; | |
57c5c28d | 557 | } |
ccdc7bf9 | 558 | } |
81261359 | 559 | if (!mcspi_wait_for_reg_bit(chstat_reg, OMAP2_MCSPI_CHSTAT_RXS)) { |
d7b4394e S |
560 | u32 w; |
561 | ||
562 | w = mcspi_read_cs_reg(spi, OMAP2_MCSPI_RX0); | |
563 | if (word_len <= 8) | |
564 | ((u8 *)xfer->rx_buf)[elements] = w; | |
565 | else if (word_len <= 16) | |
566 | ((u16 *)xfer->rx_buf)[elements] = w; | |
567 | else /* word_len <= 32 */ | |
568 | ((u32 *)xfer->rx_buf)[elements] = w; | |
569 | } else { | |
a1829d2b | 570 | dev_err(&spi->dev, "DMA RX last word empty\n"); |
56cd5c15 | 571 | count -= mcspi_bytes_per_word(word_len); |
d7b4394e S |
572 | } |
573 | omap2_mcspi_set_enable(spi, 1); | |
574 | return count; | |
575 | } | |
576 | ||
577 | static unsigned | |
578 | omap2_mcspi_txrx_dma(struct spi_device *spi, struct spi_transfer *xfer) | |
579 | { | |
580 | struct omap2_mcspi *mcspi; | |
581 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
582 | struct omap2_mcspi_dma *mcspi_dma; | |
583 | unsigned int count; | |
584 | u32 l; | |
585 | u8 *rx; | |
586 | const u8 *tx; | |
587 | struct dma_slave_config cfg; | |
588 | enum dma_slave_buswidth width; | |
589 | unsigned es; | |
d33f473d | 590 | u32 burst; |
e47a682a | 591 | void __iomem *chstat_reg; |
d33f473d IS |
592 | void __iomem *irqstat_reg; |
593 | int wait_res; | |
d7b4394e S |
594 | |
595 | mcspi = spi_master_get_devdata(spi->master); | |
596 | mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
597 | l = mcspi_cached_chconf0(spi); | |
598 | ||
599 | ||
600 | if (cs->word_len <= 8) { | |
601 | width = DMA_SLAVE_BUSWIDTH_1_BYTE; | |
602 | es = 1; | |
603 | } else if (cs->word_len <= 16) { | |
604 | width = DMA_SLAVE_BUSWIDTH_2_BYTES; | |
605 | es = 2; | |
606 | } else { | |
607 | width = DMA_SLAVE_BUSWIDTH_4_BYTES; | |
608 | es = 4; | |
609 | } | |
610 | ||
d33f473d IS |
611 | count = xfer->len; |
612 | burst = 1; | |
613 | ||
614 | if (mcspi->fifo_depth > 0) { | |
615 | if (count > mcspi->fifo_depth) | |
616 | burst = mcspi->fifo_depth / es; | |
617 | else | |
618 | burst = count / es; | |
619 | } | |
620 | ||
d7b4394e S |
621 | memset(&cfg, 0, sizeof(cfg)); |
622 | cfg.src_addr = cs->phys + OMAP2_MCSPI_RX0; | |
623 | cfg.dst_addr = cs->phys + OMAP2_MCSPI_TX0; | |
624 | cfg.src_addr_width = width; | |
625 | cfg.dst_addr_width = width; | |
d33f473d IS |
626 | cfg.src_maxburst = burst; |
627 | cfg.dst_maxburst = burst; | |
d7b4394e S |
628 | |
629 | rx = xfer->rx_buf; | |
630 | tx = xfer->tx_buf; | |
631 | ||
d7b4394e S |
632 | if (tx != NULL) |
633 | omap2_mcspi_tx_dma(spi, xfer, cfg); | |
634 | ||
635 | if (rx != NULL) | |
e47a682a S |
636 | count = omap2_mcspi_rx_dma(spi, xfer, cfg, es); |
637 | ||
638 | if (tx != NULL) { | |
e47a682a | 639 | wait_for_completion(&mcspi_dma->dma_tx_completion); |
e47a682a | 640 | |
d33f473d IS |
641 | if (mcspi->fifo_depth > 0) { |
642 | irqstat_reg = mcspi->base + OMAP2_MCSPI_IRQSTATUS; | |
643 | ||
644 | if (mcspi_wait_for_reg_bit(irqstat_reg, | |
645 | OMAP2_MCSPI_IRQSTATUS_EOW) < 0) | |
646 | dev_err(&spi->dev, "EOW timed out\n"); | |
647 | ||
648 | mcspi_write_reg(mcspi->master, OMAP2_MCSPI_IRQSTATUS, | |
649 | OMAP2_MCSPI_IRQSTATUS_EOW); | |
650 | } | |
651 | ||
e47a682a S |
652 | /* for TX_ONLY mode, be sure all words have shifted out */ |
653 | if (rx == NULL) { | |
d33f473d IS |
654 | chstat_reg = cs->base + OMAP2_MCSPI_CHSTAT0; |
655 | if (mcspi->fifo_depth > 0) { | |
656 | wait_res = mcspi_wait_for_reg_bit(chstat_reg, | |
657 | OMAP2_MCSPI_CHSTAT_TXFFE); | |
658 | if (wait_res < 0) | |
659 | dev_err(&spi->dev, "TXFFE timed out\n"); | |
660 | } else { | |
661 | wait_res = mcspi_wait_for_reg_bit(chstat_reg, | |
662 | OMAP2_MCSPI_CHSTAT_TXS); | |
663 | if (wait_res < 0) | |
664 | dev_err(&spi->dev, "TXS timed out\n"); | |
665 | } | |
666 | if (wait_res >= 0 && | |
667 | (mcspi_wait_for_reg_bit(chstat_reg, | |
668 | OMAP2_MCSPI_CHSTAT_EOT) < 0)) | |
e47a682a S |
669 | dev_err(&spi->dev, "EOT timed out\n"); |
670 | } | |
671 | } | |
ccdc7bf9 SO |
672 | return count; |
673 | } | |
674 | ||
ccdc7bf9 SO |
675 | static unsigned |
676 | omap2_mcspi_txrx_pio(struct spi_device *spi, struct spi_transfer *xfer) | |
677 | { | |
678 | struct omap2_mcspi *mcspi; | |
679 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
680 | unsigned int count, c; | |
681 | u32 l; | |
682 | void __iomem *base = cs->base; | |
683 | void __iomem *tx_reg; | |
684 | void __iomem *rx_reg; | |
685 | void __iomem *chstat_reg; | |
686 | int word_len; | |
687 | ||
688 | mcspi = spi_master_get_devdata(spi->master); | |
689 | count = xfer->len; | |
690 | c = count; | |
691 | word_len = cs->word_len; | |
692 | ||
a41ae1ad | 693 | l = mcspi_cached_chconf0(spi); |
ccdc7bf9 SO |
694 | |
695 | /* We store the pre-calculated register addresses on stack to speed | |
696 | * up the transfer loop. */ | |
697 | tx_reg = base + OMAP2_MCSPI_TX0; | |
698 | rx_reg = base + OMAP2_MCSPI_RX0; | |
699 | chstat_reg = base + OMAP2_MCSPI_CHSTAT0; | |
700 | ||
adef658d MJ |
701 | if (c < (word_len>>3)) |
702 | return 0; | |
703 | ||
ccdc7bf9 SO |
704 | if (word_len <= 8) { |
705 | u8 *rx; | |
706 | const u8 *tx; | |
707 | ||
708 | rx = xfer->rx_buf; | |
709 | tx = xfer->tx_buf; | |
710 | ||
711 | do { | |
feed9bab | 712 | c -= 1; |
ccdc7bf9 SO |
713 | if (tx != NULL) { |
714 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
715 | OMAP2_MCSPI_CHSTAT_TXS) < 0) { | |
716 | dev_err(&spi->dev, "TXS timed out\n"); | |
717 | goto out; | |
718 | } | |
079a176d | 719 | dev_vdbg(&spi->dev, "write-%d %02x\n", |
ccdc7bf9 | 720 | word_len, *tx); |
21b2ce5e | 721 | writel_relaxed(*tx++, tx_reg); |
ccdc7bf9 SO |
722 | } |
723 | if (rx != NULL) { | |
724 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
725 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
726 | dev_err(&spi->dev, "RXS timed out\n"); | |
727 | goto out; | |
728 | } | |
4743a0f8 RT |
729 | |
730 | if (c == 1 && tx == NULL && | |
731 | (l & OMAP2_MCSPI_CHCONF_TURBO)) { | |
732 | omap2_mcspi_set_enable(spi, 0); | |
21b2ce5e | 733 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 734 | dev_vdbg(&spi->dev, "read-%d %02x\n", |
4743a0f8 | 735 | word_len, *(rx - 1)); |
4743a0f8 RT |
736 | if (mcspi_wait_for_reg_bit(chstat_reg, |
737 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
738 | dev_err(&spi->dev, | |
739 | "RXS timed out\n"); | |
740 | goto out; | |
741 | } | |
742 | c = 0; | |
743 | } else if (c == 0 && tx == NULL) { | |
744 | omap2_mcspi_set_enable(spi, 0); | |
745 | } | |
746 | ||
21b2ce5e | 747 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 748 | dev_vdbg(&spi->dev, "read-%d %02x\n", |
ccdc7bf9 | 749 | word_len, *(rx - 1)); |
ccdc7bf9 | 750 | } |
95c5c3ab | 751 | } while (c); |
ccdc7bf9 SO |
752 | } else if (word_len <= 16) { |
753 | u16 *rx; | |
754 | const u16 *tx; | |
755 | ||
756 | rx = xfer->rx_buf; | |
757 | tx = xfer->tx_buf; | |
758 | do { | |
feed9bab | 759 | c -= 2; |
ccdc7bf9 SO |
760 | if (tx != NULL) { |
761 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
762 | OMAP2_MCSPI_CHSTAT_TXS) < 0) { | |
763 | dev_err(&spi->dev, "TXS timed out\n"); | |
764 | goto out; | |
765 | } | |
079a176d | 766 | dev_vdbg(&spi->dev, "write-%d %04x\n", |
ccdc7bf9 | 767 | word_len, *tx); |
21b2ce5e | 768 | writel_relaxed(*tx++, tx_reg); |
ccdc7bf9 SO |
769 | } |
770 | if (rx != NULL) { | |
771 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
772 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
773 | dev_err(&spi->dev, "RXS timed out\n"); | |
774 | goto out; | |
775 | } | |
4743a0f8 RT |
776 | |
777 | if (c == 2 && tx == NULL && | |
778 | (l & OMAP2_MCSPI_CHCONF_TURBO)) { | |
779 | omap2_mcspi_set_enable(spi, 0); | |
21b2ce5e | 780 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 781 | dev_vdbg(&spi->dev, "read-%d %04x\n", |
4743a0f8 | 782 | word_len, *(rx - 1)); |
4743a0f8 RT |
783 | if (mcspi_wait_for_reg_bit(chstat_reg, |
784 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
785 | dev_err(&spi->dev, | |
786 | "RXS timed out\n"); | |
787 | goto out; | |
788 | } | |
789 | c = 0; | |
790 | } else if (c == 0 && tx == NULL) { | |
791 | omap2_mcspi_set_enable(spi, 0); | |
792 | } | |
793 | ||
21b2ce5e | 794 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 795 | dev_vdbg(&spi->dev, "read-%d %04x\n", |
ccdc7bf9 | 796 | word_len, *(rx - 1)); |
ccdc7bf9 | 797 | } |
95c5c3ab | 798 | } while (c >= 2); |
ccdc7bf9 SO |
799 | } else if (word_len <= 32) { |
800 | u32 *rx; | |
801 | const u32 *tx; | |
802 | ||
803 | rx = xfer->rx_buf; | |
804 | tx = xfer->tx_buf; | |
805 | do { | |
feed9bab | 806 | c -= 4; |
ccdc7bf9 SO |
807 | if (tx != NULL) { |
808 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
809 | OMAP2_MCSPI_CHSTAT_TXS) < 0) { | |
810 | dev_err(&spi->dev, "TXS timed out\n"); | |
811 | goto out; | |
812 | } | |
079a176d | 813 | dev_vdbg(&spi->dev, "write-%d %08x\n", |
ccdc7bf9 | 814 | word_len, *tx); |
21b2ce5e | 815 | writel_relaxed(*tx++, tx_reg); |
ccdc7bf9 SO |
816 | } |
817 | if (rx != NULL) { | |
818 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
819 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
820 | dev_err(&spi->dev, "RXS timed out\n"); | |
821 | goto out; | |
822 | } | |
4743a0f8 RT |
823 | |
824 | if (c == 4 && tx == NULL && | |
825 | (l & OMAP2_MCSPI_CHCONF_TURBO)) { | |
826 | omap2_mcspi_set_enable(spi, 0); | |
21b2ce5e | 827 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 828 | dev_vdbg(&spi->dev, "read-%d %08x\n", |
4743a0f8 | 829 | word_len, *(rx - 1)); |
4743a0f8 RT |
830 | if (mcspi_wait_for_reg_bit(chstat_reg, |
831 | OMAP2_MCSPI_CHSTAT_RXS) < 0) { | |
832 | dev_err(&spi->dev, | |
833 | "RXS timed out\n"); | |
834 | goto out; | |
835 | } | |
836 | c = 0; | |
837 | } else if (c == 0 && tx == NULL) { | |
838 | omap2_mcspi_set_enable(spi, 0); | |
839 | } | |
840 | ||
21b2ce5e | 841 | *rx++ = readl_relaxed(rx_reg); |
079a176d | 842 | dev_vdbg(&spi->dev, "read-%d %08x\n", |
ccdc7bf9 | 843 | word_len, *(rx - 1)); |
ccdc7bf9 | 844 | } |
95c5c3ab | 845 | } while (c >= 4); |
ccdc7bf9 SO |
846 | } |
847 | ||
848 | /* for TX_ONLY mode, be sure all words have shifted out */ | |
849 | if (xfer->rx_buf == NULL) { | |
850 | if (mcspi_wait_for_reg_bit(chstat_reg, | |
851 | OMAP2_MCSPI_CHSTAT_TXS) < 0) { | |
852 | dev_err(&spi->dev, "TXS timed out\n"); | |
853 | } else if (mcspi_wait_for_reg_bit(chstat_reg, | |
854 | OMAP2_MCSPI_CHSTAT_EOT) < 0) | |
855 | dev_err(&spi->dev, "EOT timed out\n"); | |
e1993ed6 JW |
856 | |
857 | /* disable chan to purge rx datas received in TX_ONLY transfer, | |
858 | * otherwise these rx datas will affect the direct following | |
859 | * RX_ONLY transfer. | |
860 | */ | |
861 | omap2_mcspi_set_enable(spi, 0); | |
ccdc7bf9 SO |
862 | } |
863 | out: | |
4743a0f8 | 864 | omap2_mcspi_set_enable(spi, 1); |
ccdc7bf9 SO |
865 | return count - c; |
866 | } | |
867 | ||
57d9c10d HH |
868 | static u32 omap2_mcspi_calc_divisor(u32 speed_hz) |
869 | { | |
870 | u32 div; | |
871 | ||
872 | for (div = 0; div < 15; div++) | |
873 | if (speed_hz >= (OMAP2_MCSPI_MAX_FREQ >> div)) | |
874 | return div; | |
875 | ||
876 | return 15; | |
877 | } | |
878 | ||
ccdc7bf9 SO |
879 | /* called only when no transfer is active to this device */ |
880 | static int omap2_mcspi_setup_transfer(struct spi_device *spi, | |
881 | struct spi_transfer *t) | |
882 | { | |
883 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
884 | struct omap2_mcspi *mcspi; | |
a41ae1ad | 885 | struct spi_master *spi_cntrl; |
faee9b05 | 886 | u32 l = 0, clkd = 0, div, extclk = 0, clkg = 0; |
ccdc7bf9 | 887 | u8 word_len = spi->bits_per_word; |
9bd4517d | 888 | u32 speed_hz = spi->max_speed_hz; |
ccdc7bf9 SO |
889 | |
890 | mcspi = spi_master_get_devdata(spi->master); | |
a41ae1ad | 891 | spi_cntrl = mcspi->master; |
ccdc7bf9 SO |
892 | |
893 | if (t != NULL && t->bits_per_word) | |
894 | word_len = t->bits_per_word; | |
895 | ||
896 | cs->word_len = word_len; | |
897 | ||
9bd4517d SE |
898 | if (t && t->speed_hz) |
899 | speed_hz = t->speed_hz; | |
900 | ||
57d9c10d | 901 | speed_hz = min_t(u32, speed_hz, OMAP2_MCSPI_MAX_FREQ); |
faee9b05 SS |
902 | if (speed_hz < (OMAP2_MCSPI_MAX_FREQ / OMAP2_MCSPI_MAX_DIVIDER)) { |
903 | clkd = omap2_mcspi_calc_divisor(speed_hz); | |
904 | speed_hz = OMAP2_MCSPI_MAX_FREQ >> clkd; | |
905 | clkg = 0; | |
906 | } else { | |
907 | div = (OMAP2_MCSPI_MAX_FREQ + speed_hz - 1) / speed_hz; | |
908 | speed_hz = OMAP2_MCSPI_MAX_FREQ / div; | |
909 | clkd = (div - 1) & 0xf; | |
910 | extclk = (div - 1) >> 4; | |
911 | clkg = OMAP2_MCSPI_CHCONF_CLKG; | |
912 | } | |
ccdc7bf9 | 913 | |
a41ae1ad | 914 | l = mcspi_cached_chconf0(spi); |
ccdc7bf9 SO |
915 | |
916 | /* standard 4-wire master mode: SCK, MOSI/out, MISO/in, nCS | |
917 | * REVISIT: this controller could support SPI_3WIRE mode. | |
918 | */ | |
2cd45179 | 919 | if (mcspi->pin_dir == MCSPI_PINDIR_D0_IN_D1_OUT) { |
0384e90b DM |
920 | l &= ~OMAP2_MCSPI_CHCONF_IS; |
921 | l &= ~OMAP2_MCSPI_CHCONF_DPE1; | |
922 | l |= OMAP2_MCSPI_CHCONF_DPE0; | |
923 | } else { | |
924 | l |= OMAP2_MCSPI_CHCONF_IS; | |
925 | l |= OMAP2_MCSPI_CHCONF_DPE1; | |
926 | l &= ~OMAP2_MCSPI_CHCONF_DPE0; | |
927 | } | |
ccdc7bf9 SO |
928 | |
929 | /* wordlength */ | |
930 | l &= ~OMAP2_MCSPI_CHCONF_WL_MASK; | |
931 | l |= (word_len - 1) << 7; | |
932 | ||
933 | /* set chipselect polarity; manage with FORCE */ | |
934 | if (!(spi->mode & SPI_CS_HIGH)) | |
935 | l |= OMAP2_MCSPI_CHCONF_EPOL; /* active-low; normal */ | |
936 | else | |
937 | l &= ~OMAP2_MCSPI_CHCONF_EPOL; | |
938 | ||
939 | /* set clock divisor */ | |
940 | l &= ~OMAP2_MCSPI_CHCONF_CLKD_MASK; | |
faee9b05 SS |
941 | l |= clkd << 2; |
942 | ||
943 | /* set clock granularity */ | |
944 | l &= ~OMAP2_MCSPI_CHCONF_CLKG; | |
945 | l |= clkg; | |
946 | if (clkg) { | |
947 | cs->chctrl0 &= ~OMAP2_MCSPI_CHCTRL_EXTCLK_MASK; | |
948 | cs->chctrl0 |= extclk << 8; | |
949 | mcspi_write_cs_reg(spi, OMAP2_MCSPI_CHCTRL0, cs->chctrl0); | |
950 | } | |
ccdc7bf9 SO |
951 | |
952 | /* set SPI mode 0..3 */ | |
953 | if (spi->mode & SPI_CPOL) | |
954 | l |= OMAP2_MCSPI_CHCONF_POL; | |
955 | else | |
956 | l &= ~OMAP2_MCSPI_CHCONF_POL; | |
957 | if (spi->mode & SPI_CPHA) | |
958 | l |= OMAP2_MCSPI_CHCONF_PHA; | |
959 | else | |
960 | l &= ~OMAP2_MCSPI_CHCONF_PHA; | |
961 | ||
a41ae1ad | 962 | mcspi_write_chconf0(spi, l); |
ccdc7bf9 | 963 | |
97ca0d6c MG |
964 | cs->mode = spi->mode; |
965 | ||
ccdc7bf9 | 966 | dev_dbg(&spi->dev, "setup: speed %d, sample %s edge, clk %s\n", |
faee9b05 | 967 | speed_hz, |
ccdc7bf9 SO |
968 | (spi->mode & SPI_CPHA) ? "trailing" : "leading", |
969 | (spi->mode & SPI_CPOL) ? "inverted" : "normal"); | |
970 | ||
971 | return 0; | |
972 | } | |
973 | ||
ddc5cdf1 TL |
974 | /* |
975 | * Note that we currently allow DMA only if we get a channel | |
976 | * for both rx and tx. Otherwise we'll do PIO for both rx and tx. | |
977 | */ | |
ccdc7bf9 SO |
978 | static int omap2_mcspi_request_dma(struct spi_device *spi) |
979 | { | |
980 | struct spi_master *master = spi->master; | |
981 | struct omap2_mcspi *mcspi; | |
982 | struct omap2_mcspi_dma *mcspi_dma; | |
b085c612 | 983 | int ret = 0; |
ccdc7bf9 SO |
984 | |
985 | mcspi = spi_master_get_devdata(master); | |
986 | mcspi_dma = mcspi->dma_channels + spi->chip_select; | |
987 | ||
53741ed8 RK |
988 | init_completion(&mcspi_dma->dma_rx_completion); |
989 | init_completion(&mcspi_dma->dma_tx_completion); | |
990 | ||
b085c612 PU |
991 | mcspi_dma->dma_rx = dma_request_chan(&master->dev, |
992 | mcspi_dma->dma_rx_ch_name); | |
993 | if (IS_ERR(mcspi_dma->dma_rx)) { | |
994 | ret = PTR_ERR(mcspi_dma->dma_rx); | |
995 | mcspi_dma->dma_rx = NULL; | |
ddc5cdf1 | 996 | goto no_dma; |
b085c612 | 997 | } |
ccdc7bf9 | 998 | |
b085c612 PU |
999 | mcspi_dma->dma_tx = dma_request_chan(&master->dev, |
1000 | mcspi_dma->dma_tx_ch_name); | |
1001 | if (IS_ERR(mcspi_dma->dma_tx)) { | |
1002 | ret = PTR_ERR(mcspi_dma->dma_tx); | |
1003 | mcspi_dma->dma_tx = NULL; | |
53741ed8 RK |
1004 | dma_release_channel(mcspi_dma->dma_rx); |
1005 | mcspi_dma->dma_rx = NULL; | |
ccdc7bf9 SO |
1006 | } |
1007 | ||
ddc5cdf1 | 1008 | no_dma: |
b085c612 | 1009 | return ret; |
ccdc7bf9 SO |
1010 | } |
1011 | ||
ccdc7bf9 SO |
1012 | static int omap2_mcspi_setup(struct spi_device *spi) |
1013 | { | |
1014 | int ret; | |
1bd897f8 BC |
1015 | struct omap2_mcspi *mcspi = spi_master_get_devdata(spi->master); |
1016 | struct omap2_mcspi_regs *ctx = &mcspi->ctx; | |
ccdc7bf9 SO |
1017 | struct omap2_mcspi_dma *mcspi_dma; |
1018 | struct omap2_mcspi_cs *cs = spi->controller_state; | |
1019 | ||
ccdc7bf9 SO |
1020 | mcspi_dma = &mcspi->dma_channels[spi->chip_select]; |
1021 | ||
1022 | if (!cs) { | |
10aa5a35 | 1023 | cs = kzalloc(sizeof *cs, GFP_KERNEL); |
ccdc7bf9 SO |
1024 | if (!cs) |
1025 | return -ENOMEM; | |
1026 | cs->base = mcspi->base + spi->chip_select * 0x14; | |
e5480b73 | 1027 | cs->phys = mcspi->phys + spi->chip_select * 0x14; |
97ca0d6c | 1028 | cs->mode = 0; |
a41ae1ad | 1029 | cs->chconf0 = 0; |
faee9b05 | 1030 | cs->chctrl0 = 0; |
ccdc7bf9 | 1031 | spi->controller_state = cs; |
89c05372 | 1032 | /* Link this to context save list */ |
1bd897f8 | 1033 | list_add_tail(&cs->node, &ctx->cs); |
2f538c01 MW |
1034 | |
1035 | if (gpio_is_valid(spi->cs_gpio)) { | |
1036 | ret = gpio_request(spi->cs_gpio, dev_name(&spi->dev)); | |
1037 | if (ret) { | |
1038 | dev_err(&spi->dev, "failed to request gpio\n"); | |
1039 | return ret; | |
1040 | } | |
1041 | gpio_direction_output(spi->cs_gpio, | |
1042 | !(spi->mode & SPI_CS_HIGH)); | |
1043 | } | |
ccdc7bf9 SO |
1044 | } |
1045 | ||
8c7494a5 | 1046 | if (!mcspi_dma->dma_rx || !mcspi_dma->dma_tx) { |
ccdc7bf9 | 1047 | ret = omap2_mcspi_request_dma(spi); |
b085c612 PU |
1048 | if (ret) |
1049 | dev_warn(&spi->dev, "not using DMA for McSPI (%d)\n", | |
1050 | ret); | |
ccdc7bf9 SO |
1051 | } |
1052 | ||
034d3dc9 | 1053 | ret = pm_runtime_get_sync(mcspi->dev); |
1f1a4384 G |
1054 | if (ret < 0) |
1055 | return ret; | |
a41ae1ad | 1056 | |
86eeb6fe | 1057 | ret = omap2_mcspi_setup_transfer(spi, NULL); |
034d3dc9 S |
1058 | pm_runtime_mark_last_busy(mcspi->dev); |
1059 | pm_runtime_put_autosuspend(mcspi->dev); | |
ccdc7bf9 SO |
1060 | |
1061 | return ret; | |
1062 | } | |
1063 | ||
1064 | static void omap2_mcspi_cleanup(struct spi_device *spi) | |
1065 | { | |
1066 | struct omap2_mcspi *mcspi; | |
1067 | struct omap2_mcspi_dma *mcspi_dma; | |
89c05372 | 1068 | struct omap2_mcspi_cs *cs; |
ccdc7bf9 SO |
1069 | |
1070 | mcspi = spi_master_get_devdata(spi->master); | |
ccdc7bf9 | 1071 | |
5e774943 SE |
1072 | if (spi->controller_state) { |
1073 | /* Unlink controller state from context save list */ | |
1074 | cs = spi->controller_state; | |
1075 | list_del(&cs->node); | |
89c05372 | 1076 | |
10aa5a35 | 1077 | kfree(cs); |
5e774943 | 1078 | } |
ccdc7bf9 | 1079 | |
99f1a43f SE |
1080 | if (spi->chip_select < spi->master->num_chipselect) { |
1081 | mcspi_dma = &mcspi->dma_channels[spi->chip_select]; | |
1082 | ||
53741ed8 RK |
1083 | if (mcspi_dma->dma_rx) { |
1084 | dma_release_channel(mcspi_dma->dma_rx); | |
1085 | mcspi_dma->dma_rx = NULL; | |
99f1a43f | 1086 | } |
53741ed8 RK |
1087 | if (mcspi_dma->dma_tx) { |
1088 | dma_release_channel(mcspi_dma->dma_tx); | |
1089 | mcspi_dma->dma_tx = NULL; | |
99f1a43f | 1090 | } |
ccdc7bf9 | 1091 | } |
bc7f9bbc MW |
1092 | |
1093 | if (gpio_is_valid(spi->cs_gpio)) | |
1094 | gpio_free(spi->cs_gpio); | |
ccdc7bf9 SO |
1095 | } |
1096 | ||
0ba1870f FCJ |
1097 | static int omap2_mcspi_transfer_one(struct spi_master *master, |
1098 | struct spi_device *spi, | |
1099 | struct spi_transfer *t) | |
ccdc7bf9 | 1100 | { |
ccdc7bf9 SO |
1101 | |
1102 | /* We only enable one channel at a time -- the one whose message is | |
5fda88f5 | 1103 | * -- although this controller would gladly |
ccdc7bf9 SO |
1104 | * arbitrate among multiple channels. This corresponds to "single |
1105 | * channel" master mode. As a side effect, we need to manage the | |
1106 | * chipselect with the FORCE bit ... CS != channel enable. | |
1107 | */ | |
ccdc7bf9 | 1108 | |
0ba1870f | 1109 | struct omap2_mcspi *mcspi; |
ddc5cdf1 | 1110 | struct omap2_mcspi_dma *mcspi_dma; |
5fda88f5 S |
1111 | struct omap2_mcspi_cs *cs; |
1112 | struct omap2_mcspi_device_config *cd; | |
1113 | int par_override = 0; | |
1114 | int status = 0; | |
1115 | u32 chconf; | |
ccdc7bf9 | 1116 | |
0ba1870f | 1117 | mcspi = spi_master_get_devdata(master); |
ddc5cdf1 | 1118 | mcspi_dma = mcspi->dma_channels + spi->chip_select; |
5fda88f5 S |
1119 | cs = spi->controller_state; |
1120 | cd = spi->controller_data; | |
ccdc7bf9 | 1121 | |
97ca0d6c MG |
1122 | /* |
1123 | * The slave driver could have changed spi->mode in which case | |
1124 | * it will be different from cs->mode (the current hardware setup). | |
1125 | * If so, set par_override (even though its not a parity issue) so | |
1126 | * omap2_mcspi_setup_transfer will be called to configure the hardware | |
1127 | * with the correct mode on the first iteration of the loop below. | |
1128 | */ | |
1129 | if (spi->mode != cs->mode) | |
1130 | par_override = 1; | |
1131 | ||
d33f473d | 1132 | omap2_mcspi_set_enable(spi, 0); |
4743a0f8 | 1133 | |
a06b430f MW |
1134 | if (gpio_is_valid(spi->cs_gpio)) |
1135 | omap2_mcspi_set_cs(spi, spi->mode & SPI_CS_HIGH); | |
1136 | ||
b28cb941 MW |
1137 | if (par_override || |
1138 | (t->speed_hz != spi->max_speed_hz) || | |
1139 | (t->bits_per_word != spi->bits_per_word)) { | |
1140 | par_override = 1; | |
1141 | status = omap2_mcspi_setup_transfer(spi, t); | |
1142 | if (status < 0) | |
1143 | goto out; | |
1144 | if (t->speed_hz == spi->max_speed_hz && | |
1145 | t->bits_per_word == spi->bits_per_word) | |
1146 | par_override = 0; | |
1147 | } | |
1148 | if (cd && cd->cs_per_word) { | |
1149 | chconf = mcspi->ctx.modulctrl; | |
1150 | chconf &= ~OMAP2_MCSPI_MODULCTRL_SINGLE; | |
1151 | mcspi_write_reg(master, OMAP2_MCSPI_MODULCTRL, chconf); | |
1152 | mcspi->ctx.modulctrl = | |
1153 | mcspi_read_cs_reg(spi, OMAP2_MCSPI_MODULCTRL); | |
1154 | } | |
4743a0f8 | 1155 | |
b28cb941 MW |
1156 | chconf = mcspi_cached_chconf0(spi); |
1157 | chconf &= ~OMAP2_MCSPI_CHCONF_TRM_MASK; | |
1158 | chconf &= ~OMAP2_MCSPI_CHCONF_TURBO; | |
1159 | ||
1160 | if (t->tx_buf == NULL) | |
1161 | chconf |= OMAP2_MCSPI_CHCONF_TRM_RX_ONLY; | |
1162 | else if (t->rx_buf == NULL) | |
1163 | chconf |= OMAP2_MCSPI_CHCONF_TRM_TX_ONLY; | |
1164 | ||
1165 | if (cd && cd->turbo_mode && t->tx_buf == NULL) { | |
1166 | /* Turbo mode is for more than one word */ | |
1167 | if (t->len > ((cs->word_len + 7) >> 3)) | |
1168 | chconf |= OMAP2_MCSPI_CHCONF_TURBO; | |
1169 | } | |
ccdc7bf9 | 1170 | |
b28cb941 | 1171 | mcspi_write_chconf0(spi, chconf); |
ccdc7bf9 | 1172 | |
b28cb941 MW |
1173 | if (t->len) { |
1174 | unsigned count; | |
5fda88f5 | 1175 | |
b28cb941 | 1176 | if ((mcspi_dma->dma_rx && mcspi_dma->dma_tx) && |
0ba1870f FCJ |
1177 | master->cur_msg_mapped && |
1178 | master->can_dma(master, spi, t)) | |
b28cb941 | 1179 | omap2_mcspi_set_fifo(spi, t, 1); |
d33f473d | 1180 | |
b28cb941 | 1181 | omap2_mcspi_set_enable(spi, 1); |
d33f473d | 1182 | |
b28cb941 MW |
1183 | /* RX_ONLY mode needs dummy data in TX reg */ |
1184 | if (t->tx_buf == NULL) | |
1185 | writel_relaxed(0, cs->base | |
1186 | + OMAP2_MCSPI_TX0); | |
ccdc7bf9 | 1187 | |
b28cb941 | 1188 | if ((mcspi_dma->dma_rx && mcspi_dma->dma_tx) && |
0ba1870f FCJ |
1189 | master->cur_msg_mapped && |
1190 | master->can_dma(master, spi, t)) | |
b28cb941 MW |
1191 | count = omap2_mcspi_txrx_dma(spi, t); |
1192 | else | |
1193 | count = omap2_mcspi_txrx_pio(spi, t); | |
ccdc7bf9 | 1194 | |
b28cb941 MW |
1195 | if (count != t->len) { |
1196 | status = -EIO; | |
1197 | goto out; | |
ccdc7bf9 | 1198 | } |
b28cb941 | 1199 | } |
ccdc7bf9 | 1200 | |
b28cb941 | 1201 | omap2_mcspi_set_enable(spi, 0); |
d33f473d | 1202 | |
b28cb941 MW |
1203 | if (mcspi->fifo_depth > 0) |
1204 | omap2_mcspi_set_fifo(spi, t, 0); | |
1205 | ||
1206 | out: | |
5fda88f5 S |
1207 | /* Restore defaults if they were overriden */ |
1208 | if (par_override) { | |
1209 | par_override = 0; | |
1210 | status = omap2_mcspi_setup_transfer(spi, NULL); | |
1211 | } | |
ccdc7bf9 | 1212 | |
5cbc7ca9 MB |
1213 | if (cd && cd->cs_per_word) { |
1214 | chconf = mcspi->ctx.modulctrl; | |
1215 | chconf |= OMAP2_MCSPI_MODULCTRL_SINGLE; | |
1216 | mcspi_write_reg(master, OMAP2_MCSPI_MODULCTRL, chconf); | |
1217 | mcspi->ctx.modulctrl = | |
1218 | mcspi_read_cs_reg(spi, OMAP2_MCSPI_MODULCTRL); | |
1219 | } | |
1220 | ||
5fda88f5 | 1221 | omap2_mcspi_set_enable(spi, 0); |
ccdc7bf9 | 1222 | |
a06b430f MW |
1223 | if (gpio_is_valid(spi->cs_gpio)) |
1224 | omap2_mcspi_set_cs(spi, !(spi->mode & SPI_CS_HIGH)); | |
1225 | ||
d33f473d IS |
1226 | if (mcspi->fifo_depth > 0 && t) |
1227 | omap2_mcspi_set_fifo(spi, t, 0); | |
1f1a4384 | 1228 | |
b28cb941 | 1229 | return status; |
ccdc7bf9 SO |
1230 | } |
1231 | ||
468a3208 NA |
1232 | static int omap2_mcspi_prepare_message(struct spi_master *master, |
1233 | struct spi_message *msg) | |
1234 | { | |
1235 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); | |
1236 | struct omap2_mcspi_regs *ctx = &mcspi->ctx; | |
1237 | struct omap2_mcspi_cs *cs; | |
1238 | ||
1239 | /* Only a single channel can have the FORCE bit enabled | |
1240 | * in its chconf0 register. | |
1241 | * Scan all channels and disable them except the current one. | |
1242 | * A FORCE can remain from a last transfer having cs_change enabled | |
1243 | */ | |
1244 | list_for_each_entry(cs, &ctx->cs, node) { | |
1245 | if (msg->spi->controller_state == cs) | |
1246 | continue; | |
1247 | ||
1248 | if ((cs->chconf0 & OMAP2_MCSPI_CHCONF_FORCE)) { | |
1249 | cs->chconf0 &= ~OMAP2_MCSPI_CHCONF_FORCE; | |
1250 | writel_relaxed(cs->chconf0, | |
1251 | cs->base + OMAP2_MCSPI_CHCONF0); | |
1252 | readl_relaxed(cs->base + OMAP2_MCSPI_CHCONF0); | |
1253 | } | |
1254 | } | |
1255 | ||
1256 | return 0; | |
1257 | } | |
1258 | ||
0ba1870f FCJ |
1259 | static bool omap2_mcspi_can_dma(struct spi_master *master, |
1260 | struct spi_device *spi, | |
1261 | struct spi_transfer *xfer) | |
ccdc7bf9 | 1262 | { |
0ba1870f | 1263 | return (xfer->len >= DMA_MIN_BYTES); |
ccdc7bf9 SO |
1264 | } |
1265 | ||
fd4a319b | 1266 | static int omap2_mcspi_master_setup(struct omap2_mcspi *mcspi) |
ccdc7bf9 SO |
1267 | { |
1268 | struct spi_master *master = mcspi->master; | |
1bd897f8 | 1269 | struct omap2_mcspi_regs *ctx = &mcspi->ctx; |
1bd897f8 | 1270 | int ret = 0; |
ccdc7bf9 | 1271 | |
034d3dc9 | 1272 | ret = pm_runtime_get_sync(mcspi->dev); |
1f1a4384 G |
1273 | if (ret < 0) |
1274 | return ret; | |
ddb22195 | 1275 | |
39f8052d | 1276 | mcspi_write_reg(master, OMAP2_MCSPI_WAKEUPENABLE, |
18dd6199 | 1277 | OMAP2_MCSPI_WAKEUPENABLE_WKEN); |
39f8052d | 1278 | ctx->wakeupenable = OMAP2_MCSPI_WAKEUPENABLE_WKEN; |
ccdc7bf9 SO |
1279 | |
1280 | omap2_mcspi_set_master_mode(master); | |
034d3dc9 S |
1281 | pm_runtime_mark_last_busy(mcspi->dev); |
1282 | pm_runtime_put_autosuspend(mcspi->dev); | |
ccdc7bf9 SO |
1283 | return 0; |
1284 | } | |
1285 | ||
52e9a5bb TL |
1286 | /* |
1287 | * When SPI wake up from off-mode, CS is in activate state. If it was in | |
1288 | * inactive state when driver was suspend, then force it to inactive state at | |
1289 | * wake up. | |
1290 | */ | |
1f1a4384 G |
1291 | static int omap_mcspi_runtime_resume(struct device *dev) |
1292 | { | |
52e9a5bb TL |
1293 | struct spi_master *master = dev_get_drvdata(dev); |
1294 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); | |
1295 | struct omap2_mcspi_regs *ctx = &mcspi->ctx; | |
1296 | struct omap2_mcspi_cs *cs; | |
1f1a4384 | 1297 | |
52e9a5bb TL |
1298 | /* McSPI: context restore */ |
1299 | mcspi_write_reg(master, OMAP2_MCSPI_MODULCTRL, ctx->modulctrl); | |
1300 | mcspi_write_reg(master, OMAP2_MCSPI_WAKEUPENABLE, ctx->wakeupenable); | |
1301 | ||
1302 | list_for_each_entry(cs, &ctx->cs, node) { | |
1303 | /* | |
1304 | * We need to toggle CS state for OMAP take this | |
1305 | * change in account. | |
1306 | */ | |
1307 | if ((cs->chconf0 & OMAP2_MCSPI_CHCONF_FORCE) == 0) { | |
1308 | cs->chconf0 |= OMAP2_MCSPI_CHCONF_FORCE; | |
1309 | writel_relaxed(cs->chconf0, | |
1310 | cs->base + OMAP2_MCSPI_CHCONF0); | |
1311 | cs->chconf0 &= ~OMAP2_MCSPI_CHCONF_FORCE; | |
1312 | writel_relaxed(cs->chconf0, | |
1313 | cs->base + OMAP2_MCSPI_CHCONF0); | |
1314 | } else { | |
1315 | writel_relaxed(cs->chconf0, | |
1316 | cs->base + OMAP2_MCSPI_CHCONF0); | |
1317 | } | |
1318 | } | |
1f1a4384 G |
1319 | |
1320 | return 0; | |
1321 | } | |
1322 | ||
d5a80031 BC |
1323 | static struct omap2_mcspi_platform_config omap2_pdata = { |
1324 | .regs_offset = 0, | |
1325 | }; | |
1326 | ||
1327 | static struct omap2_mcspi_platform_config omap4_pdata = { | |
1328 | .regs_offset = OMAP4_MCSPI_REG_OFFSET, | |
1329 | }; | |
1330 | ||
1331 | static const struct of_device_id omap_mcspi_of_match[] = { | |
1332 | { | |
1333 | .compatible = "ti,omap2-mcspi", | |
1334 | .data = &omap2_pdata, | |
1335 | }, | |
1336 | { | |
1337 | .compatible = "ti,omap4-mcspi", | |
1338 | .data = &omap4_pdata, | |
1339 | }, | |
1340 | { }, | |
1341 | }; | |
1342 | MODULE_DEVICE_TABLE(of, omap_mcspi_of_match); | |
ccc7baed | 1343 | |
fd4a319b | 1344 | static int omap2_mcspi_probe(struct platform_device *pdev) |
ccdc7bf9 SO |
1345 | { |
1346 | struct spi_master *master; | |
83a01e72 | 1347 | const struct omap2_mcspi_platform_config *pdata; |
ccdc7bf9 SO |
1348 | struct omap2_mcspi *mcspi; |
1349 | struct resource *r; | |
1350 | int status = 0, i; | |
d5a80031 | 1351 | u32 regs_offset = 0; |
d5a80031 BC |
1352 | struct device_node *node = pdev->dev.of_node; |
1353 | const struct of_device_id *match; | |
ccdc7bf9 SO |
1354 | |
1355 | master = spi_alloc_master(&pdev->dev, sizeof *mcspi); | |
1356 | if (master == NULL) { | |
1357 | dev_dbg(&pdev->dev, "master allocation failed\n"); | |
1358 | return -ENOMEM; | |
1359 | } | |
1360 | ||
e7db06b5 DB |
1361 | /* the spi->mode bits understood by this driver: */ |
1362 | master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH; | |
24778be2 | 1363 | master->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 32); |
ccdc7bf9 | 1364 | master->setup = omap2_mcspi_setup; |
f0278a1a | 1365 | master->auto_runtime_pm = true; |
468a3208 | 1366 | master->prepare_message = omap2_mcspi_prepare_message; |
0ba1870f | 1367 | master->can_dma = omap2_mcspi_can_dma; |
b28cb941 | 1368 | master->transfer_one = omap2_mcspi_transfer_one; |
ddcad7e9 | 1369 | master->set_cs = omap2_mcspi_set_cs; |
ccdc7bf9 | 1370 | master->cleanup = omap2_mcspi_cleanup; |
d5a80031 | 1371 | master->dev.of_node = node; |
aca0924b AL |
1372 | master->max_speed_hz = OMAP2_MCSPI_MAX_FREQ; |
1373 | master->min_speed_hz = OMAP2_MCSPI_MAX_FREQ >> 15; | |
d5a80031 | 1374 | |
24b5a82c | 1375 | platform_set_drvdata(pdev, master); |
0384e90b DM |
1376 | |
1377 | mcspi = spi_master_get_devdata(master); | |
1378 | mcspi->master = master; | |
1379 | ||
d5a80031 BC |
1380 | match = of_match_device(omap_mcspi_of_match, &pdev->dev); |
1381 | if (match) { | |
1382 | u32 num_cs = 1; /* default number of chipselect */ | |
1383 | pdata = match->data; | |
1384 | ||
1385 | of_property_read_u32(node, "ti,spi-num-cs", &num_cs); | |
1386 | master->num_chipselect = num_cs; | |
2cd45179 DM |
1387 | if (of_get_property(node, "ti,pindir-d0-out-d1-in", NULL)) |
1388 | mcspi->pin_dir = MCSPI_PINDIR_D0_OUT_D1_IN; | |
d5a80031 | 1389 | } else { |
8074cf06 | 1390 | pdata = dev_get_platdata(&pdev->dev); |
d5a80031 | 1391 | master->num_chipselect = pdata->num_cs; |
0384e90b | 1392 | mcspi->pin_dir = pdata->pin_dir; |
d5a80031 BC |
1393 | } |
1394 | regs_offset = pdata->regs_offset; | |
ccdc7bf9 | 1395 | |
ccdc7bf9 | 1396 | r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
b0ee5605 TR |
1397 | mcspi->base = devm_ioremap_resource(&pdev->dev, r); |
1398 | if (IS_ERR(mcspi->base)) { | |
1399 | status = PTR_ERR(mcspi->base); | |
1a77b127 | 1400 | goto free_master; |
55c381e4 | 1401 | } |
af9e53fe V |
1402 | mcspi->phys = r->start + regs_offset; |
1403 | mcspi->base += regs_offset; | |
ccdc7bf9 | 1404 | |
1f1a4384 | 1405 | mcspi->dev = &pdev->dev; |
ccdc7bf9 | 1406 | |
1bd897f8 | 1407 | INIT_LIST_HEAD(&mcspi->ctx.cs); |
ccdc7bf9 | 1408 | |
a6f936db AL |
1409 | mcspi->dma_channels = devm_kcalloc(&pdev->dev, master->num_chipselect, |
1410 | sizeof(struct omap2_mcspi_dma), | |
1411 | GFP_KERNEL); | |
1412 | if (mcspi->dma_channels == NULL) { | |
1413 | status = -ENOMEM; | |
1a77b127 | 1414 | goto free_master; |
a6f936db | 1415 | } |
ccdc7bf9 | 1416 | |
1a5d8190 | 1417 | for (i = 0; i < master->num_chipselect; i++) { |
b085c612 PU |
1418 | sprintf(mcspi->dma_channels[i].dma_rx_ch_name, "rx%d", i); |
1419 | sprintf(mcspi->dma_channels[i].dma_tx_ch_name, "tx%d", i); | |
ccdc7bf9 SO |
1420 | } |
1421 | ||
27b5284c S |
1422 | pm_runtime_use_autosuspend(&pdev->dev); |
1423 | pm_runtime_set_autosuspend_delay(&pdev->dev, SPI_AUTOSUSPEND_TIMEOUT); | |
1f1a4384 G |
1424 | pm_runtime_enable(&pdev->dev); |
1425 | ||
142e07be WY |
1426 | status = omap2_mcspi_master_setup(mcspi); |
1427 | if (status < 0) | |
39f1b565 | 1428 | goto disable_pm; |
ccdc7bf9 | 1429 | |
b95e02b7 | 1430 | status = devm_spi_register_master(&pdev->dev, master); |
ccdc7bf9 | 1431 | if (status < 0) |
37a2d84a | 1432 | goto disable_pm; |
ccdc7bf9 SO |
1433 | |
1434 | return status; | |
1435 | ||
39f1b565 | 1436 | disable_pm: |
0e6f357a TL |
1437 | pm_runtime_dont_use_autosuspend(&pdev->dev); |
1438 | pm_runtime_put_sync(&pdev->dev); | |
751c925c | 1439 | pm_runtime_disable(&pdev->dev); |
39f1b565 | 1440 | free_master: |
37a2d84a | 1441 | spi_master_put(master); |
ccdc7bf9 SO |
1442 | return status; |
1443 | } | |
1444 | ||
fd4a319b | 1445 | static int omap2_mcspi_remove(struct platform_device *pdev) |
ccdc7bf9 | 1446 | { |
a6f936db AL |
1447 | struct spi_master *master = platform_get_drvdata(pdev); |
1448 | struct omap2_mcspi *mcspi = spi_master_get_devdata(master); | |
ccdc7bf9 | 1449 | |
0e6f357a | 1450 | pm_runtime_dont_use_autosuspend(mcspi->dev); |
a93a2029 | 1451 | pm_runtime_put_sync(mcspi->dev); |
751c925c | 1452 | pm_runtime_disable(&pdev->dev); |
ccdc7bf9 | 1453 | |
ccdc7bf9 SO |
1454 | return 0; |
1455 | } | |
1456 | ||
7e38c3c4 KS |
1457 | /* work with hotplug and coldplug */ |
1458 | MODULE_ALIAS("platform:omap2_mcspi"); | |
1459 | ||
42ce7fd6 | 1460 | #ifdef CONFIG_SUSPEND |
42ce7fd6 GC |
1461 | static int omap2_mcspi_resume(struct device *dev) |
1462 | { | |
beca3655 PH |
1463 | return pinctrl_pm_select_default_state(dev); |
1464 | } | |
1465 | ||
1466 | static int omap2_mcspi_suspend(struct device *dev) | |
1467 | { | |
1468 | return pinctrl_pm_select_sleep_state(dev); | |
42ce7fd6 | 1469 | } |
beca3655 | 1470 | |
42ce7fd6 | 1471 | #else |
beca3655 | 1472 | #define omap2_mcspi_suspend NULL |
42ce7fd6 GC |
1473 | #define omap2_mcspi_resume NULL |
1474 | #endif | |
1475 | ||
1476 | static const struct dev_pm_ops omap2_mcspi_pm_ops = { | |
1477 | .resume = omap2_mcspi_resume, | |
beca3655 | 1478 | .suspend = omap2_mcspi_suspend, |
1f1a4384 | 1479 | .runtime_resume = omap_mcspi_runtime_resume, |
42ce7fd6 GC |
1480 | }; |
1481 | ||
ccdc7bf9 SO |
1482 | static struct platform_driver omap2_mcspi_driver = { |
1483 | .driver = { | |
1484 | .name = "omap2_mcspi", | |
d5a80031 BC |
1485 | .pm = &omap2_mcspi_pm_ops, |
1486 | .of_match_table = omap_mcspi_of_match, | |
ccdc7bf9 | 1487 | }, |
7d6b6d83 | 1488 | .probe = omap2_mcspi_probe, |
fd4a319b | 1489 | .remove = omap2_mcspi_remove, |
ccdc7bf9 SO |
1490 | }; |
1491 | ||
9fdca9df | 1492 | module_platform_driver(omap2_mcspi_driver); |
ccdc7bf9 | 1493 | MODULE_LICENSE("GPL"); |