[linux-2.6-block.git] / drivers / spi / spi-fsl-lib.h

/*
 * Freescale SPI/eSPI controller driver library.
 *
 * Maintainer: Kumar Gala
 *
 * Copyright 2010 Freescale Semiconductor, Inc.
 * Copyright (C) 2006 Polycom, Inc.
 *
 * CPM SPI and QE buffer descriptors mode support:
 * Copyright (c) 2009  MontaVista Software, Inc.
 * Author: Anton Vorontsov <avorontsov@ru.mvista.com>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */
#ifndef __SPI_FSL_LIB_H__
#define __SPI_FSL_LIB_H__

#include <asm/io.h>

/* SPI/eSPI Controller driver's private data. */
struct mpc8xxx_spi {
	struct device *dev;
	void __iomem *reg_base;

	/* rx & tx bufs from the spi_transfer */
	const void *tx;
	void *rx;

	int subblock;
	struct spi_pram __iomem *pram;
#ifdef CONFIG_FSL_SOC
	struct cpm_buf_desc __iomem *tx_bd;
	struct cpm_buf_desc __iomem *rx_bd;
#endif

	struct spi_transfer *xfer_in_progress;

	/* dma addresses for CPM transfers */
	dma_addr_t tx_dma;
	dma_addr_t rx_dma;
	bool map_tx_dma;
	bool map_rx_dma;

	dma_addr_t dma_dummy_tx;
	dma_addr_t dma_dummy_rx;

	/* functions to deal with different sized buffers */
	void (*get_rx) (u32 rx_data, struct mpc8xxx_spi *);
	u32(*get_tx) (struct mpc8xxx_spi *);

	unsigned int count;
	unsigned int irq;

	unsigned nsecs;		/* (clock cycle time)/2 */

	u32 spibrg;		/* SPIBRG input clock */
	u32 rx_shift;		/* RX data reg shift when in qe mode */
	u32 tx_shift;		/* TX data reg shift when in qe mode */

	unsigned int flags;

#if IS_ENABLED(CONFIG_SPI_FSL_SPI)
	int type;
	int native_chipselects;
	u8 max_bits_per_word;

	void (*set_shifts)(u32 *rx_shift, u32 *tx_shift,
			   int bits_per_word, int msb_first);
#endif

	struct completion done;
};

struct spi_mpc8xxx_cs {
	/* functions to deal with different sized buffers */
	void (*get_rx) (u32 rx_data, struct mpc8xxx_spi *);
	u32 (*get_tx) (struct mpc8xxx_spi *);
	u32 rx_shift;		/* RX data reg shift when in qe mode */
	u32 tx_shift;		/* TX data reg shift when in qe mode */
	u32 hw_mode;		/* Holds HW mode register settings */
};

static inline void mpc8xxx_spi_write_reg(__be32 __iomem *reg, u32 val)
{
	iowrite32be(val, reg);
}

static inline u32 mpc8xxx_spi_read_reg(__be32 __iomem *reg)
{
	return ioread32be(reg);
}

struct mpc8xxx_spi_probe_info {
	struct fsl_spi_platform_data pdata;
	int *gpios;
	bool *alow_flags;
};

extern u32 mpc8xxx_spi_tx_buf_u8(struct mpc8xxx_spi *mpc8xxx_spi);
extern u32 mpc8xxx_spi_tx_buf_u16(struct mpc8xxx_spi *mpc8xxx_spi);
extern u32 mpc8xxx_spi_tx_buf_u32(struct mpc8xxx_spi *mpc8xxx_spi);
extern void mpc8xxx_spi_rx_buf_u8(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
extern void mpc8xxx_spi_rx_buf_u16(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
extern void mpc8xxx_spi_rx_buf_u32(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);

extern struct mpc8xxx_spi_probe_info *to_of_pinfo(
		struct fsl_spi_platform_data *pdata);
extern int mpc8xxx_spi_bufs(struct mpc8xxx_spi *mspi,
		struct spi_transfer *t, unsigned int len);
extern const char *mpc8xxx_spi_strmode(unsigned int flags);
extern void mpc8xxx_spi_probe(struct device *dev, struct resource *mem,
		unsigned int irq);
extern int mpc8xxx_spi_remove(struct device *dev);
extern int of_mpc8xxx_spi_probe(struct platform_device *ofdev);

#endif /* __SPI_FSL_LIB_H__ */
Commit	Line	Data
b36ece83 MH	1	/*
	2	* Freescale SPI/eSPI controller driver library.
	3	*
	4	* Maintainer: Kumar Gala
	5	*
	6	* Copyright 2010 Freescale Semiconductor, Inc.
	7	* Copyright (C) 2006 Polycom, Inc.
	8	*
	9	* CPM SPI and QE buffer descriptors mode support:
	10	* Copyright (c) 2009 MontaVista Software, Inc.
	11	* Author: Anton Vorontsov <avorontsov@ru.mvista.com>
	12	*
	13	* This program is free software; you can redistribute it and/or modify it
	14	* under the terms of the GNU General Public License as published by the
	15	* Free Software Foundation; either version 2 of the License, or (at your
	16	* option) any later version.
	17	*/
	18	#ifndef __SPI_FSL_LIB_H__
	19	#define __SPI_FSL_LIB_H__
	20
ef6510ba KG	21	#include <asm/io.h>
ef6510ba KG	22
b36ece83 MH	23	/* SPI/eSPI Controller driver's private data. */
	24	struct mpc8xxx_spi {
	25	struct device *dev;
46afd38b	26	void __iomem *reg_base;
b36ece83 MH	27
	28	/* rx & tx bufs from the spi_transfer */
	29	const void *tx;
	30	void *rx;
	31
	32	int subblock;
	33	struct spi_pram __iomem *pram;
e8beacbb	34	#ifdef CONFIG_FSL_SOC
b36ece83 MH	35	struct cpm_buf_desc __iomem *tx_bd;
b36ece83 MH	36	struct cpm_buf_desc __iomem *rx_bd;
e8beacbb	37	#endif
b36ece83 MH	38
	39	struct spi_transfer *xfer_in_progress;
	40
	41	/* dma addresses for CPM transfers */
	42	dma_addr_t tx_dma;
	43	dma_addr_t rx_dma;
	44	bool map_tx_dma;
	45	bool map_rx_dma;
	46
	47	dma_addr_t dma_dummy_tx;
	48	dma_addr_t dma_dummy_rx;
	49
	50	/* functions to deal with different sized buffers */
	51	void (get_rx) (u32 rx_data, struct mpc8xxx_spi );
	52	u32(get_tx) (struct mpc8xxx_spi );
	53
b36ece83 MH	54	unsigned int count;
	55	unsigned int irq;
	56
	57	unsigned nsecs; /* (clock cycle time)/2 */
	58
	59	u32 spibrg; /* SPIBRG input clock */
	60	u32 rx_shift; /* RX data reg shift when in qe mode */
	61	u32 tx_shift; /* TX data reg shift when in qe mode */
	62
	63	unsigned int flags;
	64
38455d7a	65	#if IS_ENABLED(CONFIG_SPI_FSL_SPI)
c3f3e771	66	int type;
76a7498f	67	int native_chipselects;
8922a366	68	u8 max_bits_per_word;
c3f3e771	69
b48c4e3c AL	70	void (set_shifts)(u32 rx_shift, u32 *tx_shift,
	71	int bits_per_word, int msb_first);
	72	#endif
	73
b36ece83 MH	74	struct completion done;
	75	};
	76
	77	struct spi_mpc8xxx_cs {
	78	/* functions to deal with different sized buffers */
	79	void (get_rx) (u32 rx_data, struct mpc8xxx_spi );
	80	u32 (get_tx) (struct mpc8xxx_spi );
	81	u32 rx_shift; /* RX data reg shift when in qe mode */
	82	u32 tx_shift; /* TX data reg shift when in qe mode */
	83	u32 hw_mode; /* Holds HW mode register settings */
	84	};
	85
	86	static inline void mpc8xxx_spi_write_reg(__be32 __iomem *reg, u32 val)
	87	{
e8beacbb	88	iowrite32be(val, reg);
b36ece83 MH	89	}
	90
	91	static inline u32 mpc8xxx_spi_read_reg(__be32 __iomem *reg)
	92	{
e8beacbb	93	return ioread32be(reg);
b36ece83 MH	94	}
	95
	96	struct mpc8xxx_spi_probe_info {
	97	struct fsl_spi_platform_data pdata;
	98	int *gpios;
	99	bool *alow_flags;
	100	};
	101
	102	extern u32 mpc8xxx_spi_tx_buf_u8(struct mpc8xxx_spi *mpc8xxx_spi);
	103	extern u32 mpc8xxx_spi_tx_buf_u16(struct mpc8xxx_spi *mpc8xxx_spi);
	104	extern u32 mpc8xxx_spi_tx_buf_u32(struct mpc8xxx_spi *mpc8xxx_spi);
	105	extern void mpc8xxx_spi_rx_buf_u8(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
	106	extern void mpc8xxx_spi_rx_buf_u16(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
	107	extern void mpc8xxx_spi_rx_buf_u32(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
	108
	109	extern struct mpc8xxx_spi_probe_info *to_of_pinfo(
	110	struct fsl_spi_platform_data *pdata);
	111	extern int mpc8xxx_spi_bufs(struct mpc8xxx_spi *mspi,
	112	struct spi_transfer *t, unsigned int len);
b36ece83	113	extern const char *mpc8xxx_spi_strmode(unsigned int flags);
c592becb	114	extern void mpc8xxx_spi_probe(struct device dev, struct resource mem,
b36ece83 MH	115	unsigned int irq);
b36ece83 MH	116	extern int mpc8xxx_spi_remove(struct device *dev);
18d306d1	117	extern int of_mpc8xxx_spi_probe(struct platform_device *ofdev);
b36ece83 MH	118
b36ece83 MH	119	#endif /* __SPI_FSL_LIB_H__ */