Commit | Line | Data |
---|---|---|
75a6faf6 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
f7b6fd6d | 2 | /* |
ca632f55 | 3 | * Memory-mapped interface driver for DW SPI Core |
f7b6fd6d JHD |
4 | * |
5 | * Copyright (c) 2010, Octasic semiconductor. | |
f7b6fd6d JHD |
6 | */ |
7 | ||
8 | #include <linux/clk.h> | |
50c01fc3 | 9 | #include <linux/err.h> |
f7b6fd6d JHD |
10 | #include <linux/interrupt.h> |
11 | #include <linux/platform_device.h> | |
5a0e3ad6 | 12 | #include <linux/slab.h> |
f7b6fd6d | 13 | #include <linux/spi/spi.h> |
568a60ed | 14 | #include <linux/scatterlist.h> |
c2c25cc3 | 15 | #include <linux/mfd/syscon.h> |
d7614de4 | 16 | #include <linux/module.h> |
22dae17e | 17 | #include <linux/of.h> |
22dae17e | 18 | #include <linux/of_platform.h> |
32215a6c | 19 | #include <linux/acpi.h> |
9899995e | 20 | #include <linux/property.h> |
c2c25cc3 | 21 | #include <linux/regmap.h> |
568a60ed | 22 | |
ca632f55 | 23 | #include "spi-dw.h" |
f7b6fd6d JHD |
24 | |
25 | #define DRIVER_NAME "dw_spi_mmio" | |
26 | ||
27 | struct dw_spi_mmio { | |
0a4c1d7d JHD |
28 | struct dw_spi dws; |
29 | struct clk *clk; | |
560ee7e9 | 30 | struct clk *pclk; |
c2c25cc3 | 31 | void *priv; |
f7b6fd6d JHD |
32 | }; |
33 | ||
c2c25cc3 | 34 | #define MSCC_CPU_SYSTEM_CTRL_GENERAL_CTRL 0x24 |
c2c25cc3 | 35 | #define OCELOT_IF_SI_OWNER_OFFSET 4 |
be17ee0d | 36 | #define JAGUAR2_IF_SI_OWNER_OFFSET 6 |
c1d8b082 | 37 | #define MSCC_IF_SI_OWNER_MASK GENMASK(1, 0) |
c2c25cc3 AB |
38 | #define MSCC_IF_SI_OWNER_SISL 0 |
39 | #define MSCC_IF_SI_OWNER_SIBM 1 | |
40 | #define MSCC_IF_SI_OWNER_SIMC 2 | |
41 | ||
42 | #define MSCC_SPI_MST_SW_MODE 0x14 | |
43 | #define MSCC_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE BIT(13) | |
44 | #define MSCC_SPI_MST_SW_MODE_SW_SPI_CS(x) (x << 5) | |
45 | ||
46 | struct dw_spi_mscc { | |
47 | struct regmap *syscon; | |
48 | void __iomem *spi_mst; | |
49 | }; | |
50 | ||
51 | /* | |
52 | * The Designware SPI controller (referred to as master in the documentation) | |
53 | * automatically deasserts chip select when the tx fifo is empty. The chip | |
54 | * selects then needs to be either driven as GPIOs or, for the first 4 using the | |
55 | * the SPI boot controller registers. the final chip select is an OR gate | |
56 | * between the Designware SPI controller and the SPI boot controller. | |
57 | */ | |
58 | static void dw_spi_mscc_set_cs(struct spi_device *spi, bool enable) | |
59 | { | |
60 | struct dw_spi *dws = spi_master_get_devdata(spi->master); | |
61 | struct dw_spi_mmio *dwsmmio = container_of(dws, struct dw_spi_mmio, dws); | |
62 | struct dw_spi_mscc *dwsmscc = dwsmmio->priv; | |
63 | u32 cs = spi->chip_select; | |
64 | ||
65 | if (cs < 4) { | |
66 | u32 sw_mode = MSCC_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE; | |
67 | ||
68 | if (!enable) | |
69 | sw_mode |= MSCC_SPI_MST_SW_MODE_SW_SPI_CS(BIT(cs)); | |
70 | ||
71 | writel(sw_mode, dwsmscc->spi_mst + MSCC_SPI_MST_SW_MODE); | |
72 | } | |
73 | ||
74 | dw_spi_set_cs(spi, enable); | |
75 | } | |
76 | ||
77 | static int dw_spi_mscc_init(struct platform_device *pdev, | |
be17ee0d AB |
78 | struct dw_spi_mmio *dwsmmio, |
79 | const char *cpu_syscon, u32 if_si_owner_offset) | |
c2c25cc3 AB |
80 | { |
81 | struct dw_spi_mscc *dwsmscc; | |
c2c25cc3 AB |
82 | |
83 | dwsmscc = devm_kzalloc(&pdev->dev, sizeof(*dwsmscc), GFP_KERNEL); | |
84 | if (!dwsmscc) | |
85 | return -ENOMEM; | |
86 | ||
5cc6fdcc | 87 | dwsmscc->spi_mst = devm_platform_ioremap_resource(pdev, 1); |
c2c25cc3 AB |
88 | if (IS_ERR(dwsmscc->spi_mst)) { |
89 | dev_err(&pdev->dev, "SPI_MST region map failed\n"); | |
90 | return PTR_ERR(dwsmscc->spi_mst); | |
91 | } | |
92 | ||
be17ee0d | 93 | dwsmscc->syscon = syscon_regmap_lookup_by_compatible(cpu_syscon); |
c2c25cc3 AB |
94 | if (IS_ERR(dwsmscc->syscon)) |
95 | return PTR_ERR(dwsmscc->syscon); | |
96 | ||
97 | /* Deassert all CS */ | |
98 | writel(0, dwsmscc->spi_mst + MSCC_SPI_MST_SW_MODE); | |
99 | ||
100 | /* Select the owner of the SI interface */ | |
101 | regmap_update_bits(dwsmscc->syscon, MSCC_CPU_SYSTEM_CTRL_GENERAL_CTRL, | |
c1d8b082 | 102 | MSCC_IF_SI_OWNER_MASK << if_si_owner_offset, |
be17ee0d | 103 | MSCC_IF_SI_OWNER_SIMC << if_si_owner_offset); |
c2c25cc3 AB |
104 | |
105 | dwsmmio->dws.set_cs = dw_spi_mscc_set_cs; | |
106 | dwsmmio->priv = dwsmscc; | |
107 | ||
108 | return 0; | |
109 | } | |
110 | ||
be17ee0d AB |
111 | static int dw_spi_mscc_ocelot_init(struct platform_device *pdev, |
112 | struct dw_spi_mmio *dwsmmio) | |
113 | { | |
114 | return dw_spi_mscc_init(pdev, dwsmmio, "mscc,ocelot-cpu-syscon", | |
115 | OCELOT_IF_SI_OWNER_OFFSET); | |
116 | } | |
117 | ||
118 | static int dw_spi_mscc_jaguar2_init(struct platform_device *pdev, | |
119 | struct dw_spi_mmio *dwsmmio) | |
120 | { | |
121 | return dw_spi_mscc_init(pdev, dwsmmio, "mscc,jaguar2-cpu-syscon", | |
122 | JAGUAR2_IF_SI_OWNER_OFFSET); | |
123 | } | |
124 | ||
f2d70479 TS |
125 | static int dw_spi_alpine_init(struct platform_device *pdev, |
126 | struct dw_spi_mmio *dwsmmio) | |
127 | { | |
128 | dwsmmio->dws.cs_override = 1; | |
129 | ||
130 | return 0; | |
131 | } | |
132 | ||
fd4a319b | 133 | static int dw_spi_mmio_probe(struct platform_device *pdev) |
f7b6fd6d | 134 | { |
c2c25cc3 AB |
135 | int (*init_func)(struct platform_device *pdev, |
136 | struct dw_spi_mmio *dwsmmio); | |
f7b6fd6d JHD |
137 | struct dw_spi_mmio *dwsmmio; |
138 | struct dw_spi *dws; | |
f7b6fd6d | 139 | int ret; |
22dae17e | 140 | int num_cs; |
f7b6fd6d | 141 | |
04f421e7 BS |
142 | dwsmmio = devm_kzalloc(&pdev->dev, sizeof(struct dw_spi_mmio), |
143 | GFP_KERNEL); | |
144 | if (!dwsmmio) | |
145 | return -ENOMEM; | |
f7b6fd6d JHD |
146 | |
147 | dws = &dwsmmio->dws; | |
148 | ||
149 | /* Get basic io resource and map it */ | |
05210502 | 150 | dws->regs = devm_platform_ioremap_resource(pdev, 0); |
04f421e7 BS |
151 | if (IS_ERR(dws->regs)) { |
152 | dev_err(&pdev->dev, "SPI region map failed\n"); | |
153 | return PTR_ERR(dws->regs); | |
f7b6fd6d JHD |
154 | } |
155 | ||
156 | dws->irq = platform_get_irq(pdev, 0); | |
6b8ac10e | 157 | if (dws->irq < 0) |
04f421e7 | 158 | return dws->irq; /* -ENXIO */ |
f7b6fd6d | 159 | |
04f421e7 BS |
160 | dwsmmio->clk = devm_clk_get(&pdev->dev, NULL); |
161 | if (IS_ERR(dwsmmio->clk)) | |
162 | return PTR_ERR(dwsmmio->clk); | |
020fe3fe | 163 | ret = clk_prepare_enable(dwsmmio->clk); |
04f421e7 BS |
164 | if (ret) |
165 | return ret; | |
f7b6fd6d | 166 | |
560ee7e9 PE |
167 | /* Optional clock needed to access the registers */ |
168 | dwsmmio->pclk = devm_clk_get_optional(&pdev->dev, "pclk"); | |
3da9834d AS |
169 | if (IS_ERR(dwsmmio->pclk)) { |
170 | ret = PTR_ERR(dwsmmio->pclk); | |
171 | goto out_clk; | |
172 | } | |
560ee7e9 PE |
173 | ret = clk_prepare_enable(dwsmmio->pclk); |
174 | if (ret) | |
175 | goto out_clk; | |
176 | ||
2418991e | 177 | dws->bus_num = pdev->id; |
22dae17e | 178 | |
f7b6fd6d JHD |
179 | dws->max_freq = clk_get_rate(dwsmmio->clk); |
180 | ||
9899995e | 181 | device_property_read_u32(&pdev->dev, "reg-io-width", &dws->reg_io_width); |
c4fe57f7 | 182 | |
22dae17e ST |
183 | num_cs = 4; |
184 | ||
9899995e | 185 | device_property_read_u32(&pdev->dev, "num-cs", &num_cs); |
22dae17e ST |
186 | |
187 | dws->num_cs = num_cs; | |
188 | ||
c2c25cc3 AB |
189 | init_func = device_get_match_data(&pdev->dev); |
190 | if (init_func) { | |
191 | ret = init_func(pdev, dwsmmio); | |
192 | if (ret) | |
193 | goto out; | |
194 | } | |
195 | ||
04f421e7 | 196 | ret = dw_spi_add_host(&pdev->dev, dws); |
f7b6fd6d | 197 | if (ret) |
04f421e7 | 198 | goto out; |
f7b6fd6d JHD |
199 | |
200 | platform_set_drvdata(pdev, dwsmmio); | |
201 | return 0; | |
202 | ||
04f421e7 | 203 | out: |
560ee7e9 PE |
204 | clk_disable_unprepare(dwsmmio->pclk); |
205 | out_clk: | |
020fe3fe | 206 | clk_disable_unprepare(dwsmmio->clk); |
f7b6fd6d JHD |
207 | return ret; |
208 | } | |
209 | ||
fd4a319b | 210 | static int dw_spi_mmio_remove(struct platform_device *pdev) |
f7b6fd6d JHD |
211 | { |
212 | struct dw_spi_mmio *dwsmmio = platform_get_drvdata(pdev); | |
f7b6fd6d | 213 | |
f7b6fd6d | 214 | dw_spi_remove_host(&dwsmmio->dws); |
560ee7e9 | 215 | clk_disable_unprepare(dwsmmio->pclk); |
400c18e3 | 216 | clk_disable_unprepare(dwsmmio->clk); |
f7b6fd6d | 217 | |
f7b6fd6d JHD |
218 | return 0; |
219 | } | |
220 | ||
22dae17e ST |
221 | static const struct of_device_id dw_spi_mmio_of_match[] = { |
222 | { .compatible = "snps,dw-apb-ssi", }, | |
be17ee0d AB |
223 | { .compatible = "mscc,ocelot-spi", .data = dw_spi_mscc_ocelot_init}, |
224 | { .compatible = "mscc,jaguar2-spi", .data = dw_spi_mscc_jaguar2_init}, | |
f2d70479 | 225 | { .compatible = "amazon,alpine-dw-apb-ssi", .data = dw_spi_alpine_init}, |
22dae17e ST |
226 | { /* end of table */} |
227 | }; | |
228 | MODULE_DEVICE_TABLE(of, dw_spi_mmio_of_match); | |
229 | ||
32215a6c JF |
230 | static const struct acpi_device_id dw_spi_mmio_acpi_match[] = { |
231 | {"HISI0173", 0}, | |
232 | {}, | |
233 | }; | |
234 | MODULE_DEVICE_TABLE(acpi, dw_spi_mmio_acpi_match); | |
235 | ||
f7b6fd6d | 236 | static struct platform_driver dw_spi_mmio_driver = { |
940ab889 | 237 | .probe = dw_spi_mmio_probe, |
fd4a319b | 238 | .remove = dw_spi_mmio_remove, |
f7b6fd6d JHD |
239 | .driver = { |
240 | .name = DRIVER_NAME, | |
22dae17e | 241 | .of_match_table = dw_spi_mmio_of_match, |
32215a6c | 242 | .acpi_match_table = ACPI_PTR(dw_spi_mmio_acpi_match), |
f7b6fd6d JHD |
243 | }, |
244 | }; | |
940ab889 | 245 | module_platform_driver(dw_spi_mmio_driver); |
f7b6fd6d JHD |
246 | |
247 | MODULE_AUTHOR("Jean-Hugues Deschenes <jean-hugues.deschenes@octasic.com>"); | |
248 | MODULE_DESCRIPTION("Memory-mapped I/O interface driver for DW SPI Core"); | |
249 | MODULE_LICENSE("GPL v2"); |