Commit | Line | Data |
---|---|---|
02efb49a SK |
1 | // SPDX-License-Identifier: GPL-2.0 |
2 | // Copyright (c) 2019, Linaro Limited | |
3 | ||
4 | #include <linux/clk.h> | |
5 | #include <linux/completion.h> | |
6 | #include <linux/interrupt.h> | |
7 | #include <linux/io.h> | |
8 | #include <linux/kernel.h> | |
9 | #include <linux/module.h> | |
10 | #include <linux/of.h> | |
11 | #include <linux/of_irq.h> | |
12 | #include <linux/of_device.h> | |
13 | #include <linux/regmap.h> | |
14 | #include <linux/slab.h> | |
15 | #include <linux/slimbus.h> | |
16 | #include <linux/soundwire/sdw.h> | |
17 | #include <linux/soundwire/sdw_registers.h> | |
18 | #include <sound/pcm_params.h> | |
19 | #include <sound/soc.h> | |
20 | #include "bus.h" | |
21 | ||
22 | #define SWRM_COMP_HW_VERSION 0x00 | |
23 | #define SWRM_COMP_CFG_ADDR 0x04 | |
24 | #define SWRM_COMP_CFG_IRQ_LEVEL_OR_PULSE_MSK BIT(1) | |
25 | #define SWRM_COMP_CFG_ENABLE_MSK BIT(0) | |
26 | #define SWRM_COMP_PARAMS 0x100 | |
a661308c SK |
27 | #define SWRM_COMP_PARAMS_WR_FIFO_DEPTH GENMASK(14, 10) |
28 | #define SWRM_COMP_PARAMS_RD_FIFO_DEPTH GENMASK(19, 15) | |
02efb49a SK |
29 | #define SWRM_COMP_PARAMS_DOUT_PORTS_MASK GENMASK(4, 0) |
30 | #define SWRM_COMP_PARAMS_DIN_PORTS_MASK GENMASK(9, 5) | |
31 | #define SWRM_INTERRUPT_STATUS 0x200 | |
32 | #define SWRM_INTERRUPT_STATUS_RMSK GENMASK(16, 0) | |
c7d49c76 | 33 | #define SWRM_INTERRUPT_STATUS_SLAVE_PEND_IRQ BIT(0) |
02efb49a SK |
34 | #define SWRM_INTERRUPT_STATUS_NEW_SLAVE_ATTACHED BIT(1) |
35 | #define SWRM_INTERRUPT_STATUS_CHANGE_ENUM_SLAVE_STATUS BIT(2) | |
c7d49c76 SK |
36 | #define SWRM_INTERRUPT_STATUS_MASTER_CLASH_DET BIT(3) |
37 | #define SWRM_INTERRUPT_STATUS_RD_FIFO_OVERFLOW BIT(4) | |
38 | #define SWRM_INTERRUPT_STATUS_RD_FIFO_UNDERFLOW BIT(5) | |
39 | #define SWRM_INTERRUPT_STATUS_WR_CMD_FIFO_OVERFLOW BIT(6) | |
02efb49a | 40 | #define SWRM_INTERRUPT_STATUS_CMD_ERROR BIT(7) |
c7d49c76 SK |
41 | #define SWRM_INTERRUPT_STATUS_DOUT_PORT_COLLISION BIT(8) |
42 | #define SWRM_INTERRUPT_STATUS_READ_EN_RD_VALID_MISMATCH BIT(9) | |
02efb49a | 43 | #define SWRM_INTERRUPT_STATUS_SPECIAL_CMD_ID_FINISHED BIT(10) |
c7d49c76 SK |
44 | #define SWRM_INTERRUPT_STATUS_BUS_RESET_FINISHED_V2 BIT(13) |
45 | #define SWRM_INTERRUPT_STATUS_CLK_STOP_FINISHED_V2 BIT(14) | |
46 | #define SWRM_INTERRUPT_STATUS_EXT_CLK_STOP_WAKEUP BIT(16) | |
47 | #define SWRM_INTERRUPT_MAX 17 | |
02efb49a SK |
48 | #define SWRM_INTERRUPT_MASK_ADDR 0x204 |
49 | #define SWRM_INTERRUPT_CLEAR 0x208 | |
82f5c70c | 50 | #define SWRM_INTERRUPT_CPU_EN 0x210 |
02efb49a SK |
51 | #define SWRM_CMD_FIFO_WR_CMD 0x300 |
52 | #define SWRM_CMD_FIFO_RD_CMD 0x304 | |
53 | #define SWRM_CMD_FIFO_CMD 0x308 | |
ddea6cf7 | 54 | #define SWRM_CMD_FIFO_FLUSH 0x1 |
02efb49a | 55 | #define SWRM_CMD_FIFO_STATUS 0x30C |
a661308c SK |
56 | #define SWRM_RD_CMD_FIFO_CNT_MASK GENMASK(20, 16) |
57 | #define SWRM_WR_CMD_FIFO_CNT_MASK GENMASK(12, 8) | |
02efb49a | 58 | #define SWRM_CMD_FIFO_CFG_ADDR 0x314 |
542d3491 | 59 | #define SWRM_CONTINUE_EXEC_ON_CMD_IGNORE BIT(31) |
02efb49a SK |
60 | #define SWRM_RD_WR_CMD_RETRIES 0x7 |
61 | #define SWRM_CMD_FIFO_RD_FIFO_ADDR 0x318 | |
ddea6cf7 | 62 | #define SWRM_RD_FIFO_CMD_ID_MASK GENMASK(11, 8) |
02efb49a | 63 | #define SWRM_ENUMERATOR_CFG_ADDR 0x500 |
a6e65819 SK |
64 | #define SWRM_ENUMERATOR_SLAVE_DEV_ID_1(m) (0x530 + 0x8 * (m)) |
65 | #define SWRM_ENUMERATOR_SLAVE_DEV_ID_2(m) (0x534 + 0x8 * (m)) | |
02efb49a | 66 | #define SWRM_MCP_FRAME_CTRL_BANK_ADDR(m) (0x101C + 0x40 * (m)) |
02efb49a SK |
67 | #define SWRM_MCP_FRAME_CTRL_BANK_COL_CTRL_BMSK GENMASK(2, 0) |
68 | #define SWRM_MCP_FRAME_CTRL_BANK_ROW_CTRL_BMSK GENMASK(7, 3) | |
a866a049 SK |
69 | #define SWRM_MCP_BUS_CTRL 0x1044 |
70 | #define SWRM_MCP_BUS_CLK_START BIT(1) | |
02efb49a SK |
71 | #define SWRM_MCP_CFG_ADDR 0x1048 |
72 | #define SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK GENMASK(21, 17) | |
02efb49a SK |
73 | #define SWRM_DEF_CMD_NO_PINGS 0x1f |
74 | #define SWRM_MCP_STATUS 0x104C | |
75 | #define SWRM_MCP_STATUS_BANK_NUM_MASK BIT(0) | |
76 | #define SWRM_MCP_SLV_STATUS 0x1090 | |
77 | #define SWRM_MCP_SLV_STATUS_MASK GENMASK(1, 0) | |
c7d49c76 | 78 | #define SWRM_MCP_SLV_STATUS_SZ 2 |
02efb49a | 79 | #define SWRM_DP_PORT_CTRL_BANK(n, m) (0x1124 + 0x100 * (n - 1) + 0x40 * m) |
128eaf93 SK |
80 | #define SWRM_DP_PORT_CTRL_2_BANK(n, m) (0x1128 + 0x100 * (n - 1) + 0x40 * m) |
81 | #define SWRM_DP_BLOCK_CTRL_1(n) (0x112C + 0x100 * (n - 1)) | |
82 | #define SWRM_DP_BLOCK_CTRL2_BANK(n, m) (0x1130 + 0x100 * (n - 1) + 0x40 * m) | |
83 | #define SWRM_DP_PORT_HCTRL_BANK(n, m) (0x1134 + 0x100 * (n - 1) + 0x40 * m) | |
5ffba1fb | 84 | #define SWRM_DP_BLOCK_CTRL3_BANK(n, m) (0x1138 + 0x100 * (n - 1) + 0x40 * m) |
128eaf93 SK |
85 | #define SWRM_DIN_DPn_PCM_PORT_CTRL(n) (0x1054 + 0x100 * (n - 1)) |
86 | ||
02efb49a SK |
87 | #define SWRM_DP_PORT_CTRL_EN_CHAN_SHFT 0x18 |
88 | #define SWRM_DP_PORT_CTRL_OFFSET2_SHFT 0x10 | |
89 | #define SWRM_DP_PORT_CTRL_OFFSET1_SHFT 0x08 | |
90 | #define SWRM_AHB_BRIDGE_WR_DATA_0 0xc85 | |
91 | #define SWRM_AHB_BRIDGE_WR_ADDR_0 0xc89 | |
92 | #define SWRM_AHB_BRIDGE_RD_ADDR_0 0xc8d | |
93 | #define SWRM_AHB_BRIDGE_RD_DATA_0 0xc91 | |
94 | ||
95 | #define SWRM_REG_VAL_PACK(data, dev, id, reg) \ | |
96 | ((reg) | ((id) << 16) | ((dev) << 20) | ((data) << 24)) | |
97 | ||
02efb49a SK |
98 | #define SWRM_SPECIAL_CMD_ID 0xF |
99 | #define MAX_FREQ_NUM 1 | |
100 | #define TIMEOUT_MS (2 * HZ) | |
ddea6cf7 | 101 | #define QCOM_SWRM_MAX_RD_LEN 0x1 |
02efb49a SK |
102 | #define QCOM_SDW_MAX_PORTS 14 |
103 | #define DEFAULT_CLK_FREQ 9600000 | |
104 | #define SWRM_MAX_DAIS 0xF | |
128eaf93 SK |
105 | #define SWR_INVALID_PARAM 0xFF |
106 | #define SWR_HSTOP_MAX_VAL 0xF | |
107 | #define SWR_HSTART_MIN_VAL 0x0 | |
ddea6cf7 SK |
108 | #define SWR_BROADCAST_CMD_ID 0x0F |
109 | #define SWR_MAX_CMD_ID 14 | |
110 | #define MAX_FIFO_RD_RETRY 3 | |
a661308c | 111 | #define SWR_OVERFLOW_RETRY_COUNT 30 |
02efb49a SK |
112 | |
113 | struct qcom_swrm_port_config { | |
114 | u8 si; | |
115 | u8 off1; | |
116 | u8 off2; | |
5ffba1fb | 117 | u8 bp_mode; |
128eaf93 SK |
118 | u8 hstart; |
119 | u8 hstop; | |
120 | u8 word_length; | |
121 | u8 blk_group_count; | |
122 | u8 lane_control; | |
02efb49a SK |
123 | }; |
124 | ||
125 | struct qcom_swrm_ctrl { | |
126 | struct sdw_bus bus; | |
127 | struct device *dev; | |
128 | struct regmap *regmap; | |
82f5c70c | 129 | void __iomem *mmio; |
ddea6cf7 | 130 | struct completion broadcast; |
06dd9673 | 131 | struct completion enumeration; |
02efb49a | 132 | struct work_struct slave_work; |
02efb49a SK |
133 | /* Port alloc/free lock */ |
134 | struct mutex port_lock; | |
135 | struct clk *hclk; | |
136 | u8 wr_cmd_id; | |
137 | u8 rd_cmd_id; | |
138 | int irq; | |
139 | unsigned int version; | |
140 | int num_din_ports; | |
141 | int num_dout_ports; | |
8cb3b4e7 SK |
142 | int cols_index; |
143 | int rows_index; | |
02efb49a SK |
144 | unsigned long dout_port_mask; |
145 | unsigned long din_port_mask; | |
c7d49c76 | 146 | u32 intr_mask; |
ddea6cf7 SK |
147 | u8 rcmd_id; |
148 | u8 wcmd_id; | |
02efb49a SK |
149 | struct qcom_swrm_port_config pconfig[QCOM_SDW_MAX_PORTS]; |
150 | struct sdw_stream_runtime *sruntime[SWRM_MAX_DAIS]; | |
151 | enum sdw_slave_status status[SDW_MAX_DEVICES]; | |
152 | int (*reg_read)(struct qcom_swrm_ctrl *ctrl, int reg, u32 *val); | |
153 | int (*reg_write)(struct qcom_swrm_ctrl *ctrl, int reg, int val); | |
a6e65819 | 154 | u32 slave_status; |
a661308c SK |
155 | u32 wr_fifo_depth; |
156 | u32 rd_fifo_depth; | |
02efb49a SK |
157 | }; |
158 | ||
8cb3b4e7 SK |
159 | struct qcom_swrm_data { |
160 | u32 default_cols; | |
161 | u32 default_rows; | |
162 | }; | |
163 | ||
164 | static struct qcom_swrm_data swrm_v1_3_data = { | |
165 | .default_rows = 48, | |
166 | .default_cols = 16, | |
167 | }; | |
168 | ||
169 | static struct qcom_swrm_data swrm_v1_5_data = { | |
170 | .default_rows = 50, | |
171 | .default_cols = 16, | |
172 | }; | |
173 | ||
02efb49a SK |
174 | #define to_qcom_sdw(b) container_of(b, struct qcom_swrm_ctrl, bus) |
175 | ||
d1df23fe | 176 | static int qcom_swrm_ahb_reg_read(struct qcom_swrm_ctrl *ctrl, int reg, |
02efb49a SK |
177 | u32 *val) |
178 | { | |
179 | struct regmap *wcd_regmap = ctrl->regmap; | |
180 | int ret; | |
181 | ||
182 | /* pg register + offset */ | |
183 | ret = regmap_bulk_write(wcd_regmap, SWRM_AHB_BRIDGE_RD_ADDR_0, | |
184 | (u8 *)®, 4); | |
185 | if (ret < 0) | |
186 | return SDW_CMD_FAIL; | |
187 | ||
188 | ret = regmap_bulk_read(wcd_regmap, SWRM_AHB_BRIDGE_RD_DATA_0, | |
189 | val, 4); | |
190 | if (ret < 0) | |
191 | return SDW_CMD_FAIL; | |
192 | ||
193 | return SDW_CMD_OK; | |
194 | } | |
195 | ||
196 | static int qcom_swrm_ahb_reg_write(struct qcom_swrm_ctrl *ctrl, | |
197 | int reg, int val) | |
198 | { | |
199 | struct regmap *wcd_regmap = ctrl->regmap; | |
200 | int ret; | |
201 | /* pg register + offset */ | |
202 | ret = regmap_bulk_write(wcd_regmap, SWRM_AHB_BRIDGE_WR_DATA_0, | |
203 | (u8 *)&val, 4); | |
204 | if (ret) | |
205 | return SDW_CMD_FAIL; | |
206 | ||
207 | /* write address register */ | |
208 | ret = regmap_bulk_write(wcd_regmap, SWRM_AHB_BRIDGE_WR_ADDR_0, | |
209 | (u8 *)®, 4); | |
210 | if (ret) | |
211 | return SDW_CMD_FAIL; | |
212 | ||
213 | return SDW_CMD_OK; | |
214 | } | |
215 | ||
82f5c70c JM |
216 | static int qcom_swrm_cpu_reg_read(struct qcom_swrm_ctrl *ctrl, int reg, |
217 | u32 *val) | |
218 | { | |
219 | *val = readl(ctrl->mmio + reg); | |
220 | return SDW_CMD_OK; | |
221 | } | |
222 | ||
223 | static int qcom_swrm_cpu_reg_write(struct qcom_swrm_ctrl *ctrl, int reg, | |
224 | int val) | |
225 | { | |
226 | writel(val, ctrl->mmio + reg); | |
227 | return SDW_CMD_OK; | |
228 | } | |
229 | ||
ddea6cf7 SK |
230 | static u32 swrm_get_packed_reg_val(u8 *cmd_id, u8 cmd_data, |
231 | u8 dev_addr, u16 reg_addr) | |
02efb49a | 232 | { |
02efb49a | 233 | u32 val; |
ddea6cf7 | 234 | u8 id = *cmd_id; |
02efb49a | 235 | |
ddea6cf7 SK |
236 | if (id != SWR_BROADCAST_CMD_ID) { |
237 | if (id < SWR_MAX_CMD_ID) | |
238 | id += 1; | |
239 | else | |
240 | id = 0; | |
241 | *cmd_id = id; | |
242 | } | |
243 | val = SWRM_REG_VAL_PACK(cmd_data, dev_addr, id, reg_addr); | |
02efb49a | 244 | |
ddea6cf7 | 245 | return val; |
02efb49a SK |
246 | } |
247 | ||
a661308c SK |
248 | static int swrm_wait_for_rd_fifo_avail(struct qcom_swrm_ctrl *swrm) |
249 | { | |
250 | u32 fifo_outstanding_data, value; | |
251 | int fifo_retry_count = SWR_OVERFLOW_RETRY_COUNT; | |
252 | ||
253 | do { | |
254 | /* Check for fifo underflow during read */ | |
255 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
256 | fifo_outstanding_data = FIELD_GET(SWRM_RD_CMD_FIFO_CNT_MASK, value); | |
257 | ||
258 | /* Check if read data is available in read fifo */ | |
259 | if (fifo_outstanding_data > 0) | |
260 | return 0; | |
261 | ||
262 | usleep_range(500, 510); | |
263 | } while (fifo_retry_count--); | |
264 | ||
265 | if (fifo_outstanding_data == 0) { | |
266 | dev_err_ratelimited(swrm->dev, "%s err read underflow\n", __func__); | |
267 | return -EIO; | |
268 | } | |
269 | ||
270 | return 0; | |
271 | } | |
272 | ||
273 | static int swrm_wait_for_wr_fifo_avail(struct qcom_swrm_ctrl *swrm) | |
274 | { | |
275 | u32 fifo_outstanding_cmds, value; | |
276 | int fifo_retry_count = SWR_OVERFLOW_RETRY_COUNT; | |
277 | ||
278 | do { | |
279 | /* Check for fifo overflow during write */ | |
280 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
281 | fifo_outstanding_cmds = FIELD_GET(SWRM_WR_CMD_FIFO_CNT_MASK, value); | |
282 | ||
283 | /* Check for space in write fifo before writing */ | |
284 | if (fifo_outstanding_cmds < swrm->wr_fifo_depth) | |
285 | return 0; | |
286 | ||
287 | usleep_range(500, 510); | |
288 | } while (fifo_retry_count--); | |
289 | ||
290 | if (fifo_outstanding_cmds == swrm->wr_fifo_depth) { | |
291 | dev_err_ratelimited(swrm->dev, "%s err write overflow\n", __func__); | |
292 | return -EIO; | |
293 | } | |
294 | ||
295 | return 0; | |
296 | } | |
ddea6cf7 SK |
297 | |
298 | static int qcom_swrm_cmd_fifo_wr_cmd(struct qcom_swrm_ctrl *swrm, u8 cmd_data, | |
299 | u8 dev_addr, u16 reg_addr) | |
02efb49a | 300 | { |
02efb49a | 301 | |
ddea6cf7 SK |
302 | u32 val; |
303 | int ret = 0; | |
304 | u8 cmd_id = 0x0; | |
02efb49a | 305 | |
ddea6cf7 SK |
306 | if (dev_addr == SDW_BROADCAST_DEV_NUM) { |
307 | cmd_id = SWR_BROADCAST_CMD_ID; | |
308 | val = swrm_get_packed_reg_val(&cmd_id, cmd_data, | |
309 | dev_addr, reg_addr); | |
310 | } else { | |
311 | val = swrm_get_packed_reg_val(&swrm->wcmd_id, cmd_data, | |
312 | dev_addr, reg_addr); | |
313 | } | |
02efb49a | 314 | |
a661308c SK |
315 | if (swrm_wait_for_wr_fifo_avail(swrm)) |
316 | return SDW_CMD_FAIL_OTHER; | |
317 | ||
ddea6cf7 SK |
318 | /* Its assumed that write is okay as we do not get any status back */ |
319 | swrm->reg_write(swrm, SWRM_CMD_FIFO_WR_CMD, val); | |
320 | ||
321 | /* version 1.3 or less */ | |
322 | if (swrm->version <= 0x01030000) | |
323 | usleep_range(150, 155); | |
324 | ||
325 | if (cmd_id == SWR_BROADCAST_CMD_ID) { | |
326 | /* | |
327 | * sleep for 10ms for MSM soundwire variant to allow broadcast | |
328 | * command to complete. | |
329 | */ | |
330 | ret = wait_for_completion_timeout(&swrm->broadcast, | |
331 | msecs_to_jiffies(TIMEOUT_MS)); | |
332 | if (!ret) | |
333 | ret = SDW_CMD_IGNORED; | |
334 | else | |
335 | ret = SDW_CMD_OK; | |
02efb49a | 336 | |
02efb49a SK |
337 | } else { |
338 | ret = SDW_CMD_OK; | |
339 | } | |
ddea6cf7 SK |
340 | return ret; |
341 | } | |
02efb49a | 342 | |
ddea6cf7 SK |
343 | static int qcom_swrm_cmd_fifo_rd_cmd(struct qcom_swrm_ctrl *swrm, |
344 | u8 dev_addr, u16 reg_addr, | |
345 | u32 len, u8 *rval) | |
346 | { | |
347 | u32 cmd_data, cmd_id, val, retry_attempt = 0; | |
348 | ||
349 | val = swrm_get_packed_reg_val(&swrm->rcmd_id, len, dev_addr, reg_addr); | |
350 | ||
351 | /* wait for FIFO RD to complete to avoid overflow */ | |
352 | usleep_range(100, 105); | |
353 | swrm->reg_write(swrm, SWRM_CMD_FIFO_RD_CMD, val); | |
354 | /* wait for FIFO RD CMD complete to avoid overflow */ | |
355 | usleep_range(250, 255); | |
356 | ||
a661308c SK |
357 | if (swrm_wait_for_rd_fifo_avail(swrm)) |
358 | return SDW_CMD_FAIL_OTHER; | |
359 | ||
ddea6cf7 SK |
360 | do { |
361 | swrm->reg_read(swrm, SWRM_CMD_FIFO_RD_FIFO_ADDR, &cmd_data); | |
362 | rval[0] = cmd_data & 0xFF; | |
363 | cmd_id = FIELD_GET(SWRM_RD_FIFO_CMD_ID_MASK, cmd_data); | |
364 | ||
365 | if (cmd_id != swrm->rcmd_id) { | |
366 | if (retry_attempt < (MAX_FIFO_RD_RETRY - 1)) { | |
367 | /* wait 500 us before retry on fifo read failure */ | |
368 | usleep_range(500, 505); | |
369 | swrm->reg_write(swrm, SWRM_CMD_FIFO_CMD, | |
370 | SWRM_CMD_FIFO_FLUSH); | |
371 | swrm->reg_write(swrm, SWRM_CMD_FIFO_RD_CMD, val); | |
372 | } | |
373 | retry_attempt++; | |
374 | } else { | |
375 | return SDW_CMD_OK; | |
376 | } | |
02efb49a | 377 | |
ddea6cf7 | 378 | } while (retry_attempt < MAX_FIFO_RD_RETRY); |
02efb49a | 379 | |
ddea6cf7 SK |
380 | dev_err(swrm->dev, "failed to read fifo: reg: 0x%x, rcmd_id: 0x%x,\ |
381 | dev_num: 0x%x, cmd_data: 0x%x\n", | |
382 | reg_addr, swrm->rcmd_id, dev_addr, cmd_data); | |
383 | ||
384 | return SDW_CMD_IGNORED; | |
02efb49a SK |
385 | } |
386 | ||
c7d49c76 SK |
387 | static int qcom_swrm_get_alert_slave_dev_num(struct qcom_swrm_ctrl *ctrl) |
388 | { | |
389 | u32 val, status; | |
390 | int dev_num; | |
391 | ||
392 | ctrl->reg_read(ctrl, SWRM_MCP_SLV_STATUS, &val); | |
393 | ||
394 | for (dev_num = 0; dev_num < SDW_MAX_DEVICES; dev_num++) { | |
395 | status = (val >> (dev_num * SWRM_MCP_SLV_STATUS_SZ)); | |
396 | ||
397 | if ((status & SWRM_MCP_SLV_STATUS_MASK) == SDW_SLAVE_ALERT) { | |
398 | ctrl->status[dev_num] = status; | |
399 | return dev_num; | |
400 | } | |
401 | } | |
402 | ||
403 | return -EINVAL; | |
404 | } | |
405 | ||
02efb49a SK |
406 | static void qcom_swrm_get_device_status(struct qcom_swrm_ctrl *ctrl) |
407 | { | |
408 | u32 val; | |
409 | int i; | |
410 | ||
411 | ctrl->reg_read(ctrl, SWRM_MCP_SLV_STATUS, &val); | |
a6e65819 | 412 | ctrl->slave_status = val; |
02efb49a SK |
413 | |
414 | for (i = 0; i < SDW_MAX_DEVICES; i++) { | |
415 | u32 s; | |
416 | ||
417 | s = (val >> (i * 2)); | |
418 | s &= SWRM_MCP_SLV_STATUS_MASK; | |
419 | ctrl->status[i] = s; | |
420 | } | |
421 | } | |
422 | ||
a6e65819 SK |
423 | static void qcom_swrm_set_slave_dev_num(struct sdw_bus *bus, |
424 | struct sdw_slave *slave, int devnum) | |
425 | { | |
426 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
427 | u32 status; | |
428 | ||
429 | ctrl->reg_read(ctrl, SWRM_MCP_SLV_STATUS, &status); | |
430 | status = (status >> (devnum * SWRM_MCP_SLV_STATUS_SZ)); | |
431 | status &= SWRM_MCP_SLV_STATUS_MASK; | |
432 | ||
433 | if (status == SDW_SLAVE_ATTACHED) { | |
434 | if (slave) | |
435 | slave->dev_num = devnum; | |
436 | mutex_lock(&bus->bus_lock); | |
437 | set_bit(devnum, bus->assigned); | |
438 | mutex_unlock(&bus->bus_lock); | |
439 | } | |
440 | } | |
441 | ||
442 | static int qcom_swrm_enumerate(struct sdw_bus *bus) | |
443 | { | |
444 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
445 | struct sdw_slave *slave, *_s; | |
446 | struct sdw_slave_id id; | |
447 | u32 val1, val2; | |
448 | bool found; | |
449 | u64 addr; | |
450 | int i; | |
451 | char *buf1 = (char *)&val1, *buf2 = (char *)&val2; | |
452 | ||
453 | for (i = 1; i <= SDW_MAX_DEVICES; i++) { | |
454 | /*SCP_Devid5 - Devid 4*/ | |
455 | ctrl->reg_read(ctrl, SWRM_ENUMERATOR_SLAVE_DEV_ID_1(i), &val1); | |
456 | ||
457 | /*SCP_Devid3 - DevId 2 Devid 1 Devid 0*/ | |
458 | ctrl->reg_read(ctrl, SWRM_ENUMERATOR_SLAVE_DEV_ID_2(i), &val2); | |
459 | ||
460 | if (!val1 && !val2) | |
461 | break; | |
462 | ||
463 | addr = buf2[1] | (buf2[0] << 8) | (buf1[3] << 16) | | |
464 | ((u64)buf1[2] << 24) | ((u64)buf1[1] << 32) | | |
465 | ((u64)buf1[0] << 40); | |
466 | ||
467 | sdw_extract_slave_id(bus, addr, &id); | |
468 | found = false; | |
469 | /* Now compare with entries */ | |
470 | list_for_each_entry_safe(slave, _s, &bus->slaves, node) { | |
471 | if (sdw_compare_devid(slave, id) == 0) { | |
472 | qcom_swrm_set_slave_dev_num(bus, slave, i); | |
473 | found = true; | |
474 | break; | |
475 | } | |
476 | } | |
477 | ||
478 | if (!found) { | |
479 | qcom_swrm_set_slave_dev_num(bus, NULL, i); | |
480 | sdw_slave_add(bus, &id, NULL); | |
481 | } | |
482 | } | |
483 | ||
06dd9673 | 484 | complete(&ctrl->enumeration); |
a6e65819 SK |
485 | return 0; |
486 | } | |
487 | ||
02efb49a SK |
488 | static irqreturn_t qcom_swrm_irq_handler(int irq, void *dev_id) |
489 | { | |
c7d49c76 | 490 | struct qcom_swrm_ctrl *swrm = dev_id; |
a6e65819 | 491 | u32 value, intr_sts, intr_sts_masked, slave_status; |
c7d49c76 | 492 | u32 i; |
b26b4874 | 493 | int devnum; |
c7d49c76 | 494 | int ret = IRQ_HANDLED; |
02efb49a | 495 | |
c7d49c76 SK |
496 | swrm->reg_read(swrm, SWRM_INTERRUPT_STATUS, &intr_sts); |
497 | intr_sts_masked = intr_sts & swrm->intr_mask; | |
02efb49a | 498 | |
c7d49c76 SK |
499 | do { |
500 | for (i = 0; i < SWRM_INTERRUPT_MAX; i++) { | |
501 | value = intr_sts_masked & BIT(i); | |
502 | if (!value) | |
503 | continue; | |
504 | ||
505 | switch (value) { | |
506 | case SWRM_INTERRUPT_STATUS_SLAVE_PEND_IRQ: | |
507 | devnum = qcom_swrm_get_alert_slave_dev_num(swrm); | |
508 | if (devnum < 0) { | |
509 | dev_err_ratelimited(swrm->dev, | |
510 | "no slave alert found.spurious interrupt\n"); | |
511 | } else { | |
512 | sdw_handle_slave_status(&swrm->bus, swrm->status); | |
513 | } | |
514 | ||
515 | break; | |
516 | case SWRM_INTERRUPT_STATUS_NEW_SLAVE_ATTACHED: | |
517 | case SWRM_INTERRUPT_STATUS_CHANGE_ENUM_SLAVE_STATUS: | |
518 | dev_err_ratelimited(swrm->dev, "%s: SWR new slave attached\n", | |
519 | __func__); | |
a6e65819 SK |
520 | swrm->reg_read(swrm, SWRM_MCP_SLV_STATUS, &slave_status); |
521 | if (swrm->slave_status == slave_status) { | |
522 | dev_err(swrm->dev, "Slave status not changed %x\n", | |
523 | slave_status); | |
524 | } else { | |
525 | qcom_swrm_get_device_status(swrm); | |
526 | qcom_swrm_enumerate(&swrm->bus); | |
527 | sdw_handle_slave_status(&swrm->bus, swrm->status); | |
528 | } | |
c7d49c76 SK |
529 | break; |
530 | case SWRM_INTERRUPT_STATUS_MASTER_CLASH_DET: | |
531 | dev_err_ratelimited(swrm->dev, | |
532 | "%s: SWR bus clsh detected\n", | |
533 | __func__); | |
534 | swrm->intr_mask &= ~SWRM_INTERRUPT_STATUS_MASTER_CLASH_DET; | |
535 | swrm->reg_write(swrm, SWRM_INTERRUPT_CPU_EN, swrm->intr_mask); | |
536 | break; | |
537 | case SWRM_INTERRUPT_STATUS_RD_FIFO_OVERFLOW: | |
538 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
539 | dev_err_ratelimited(swrm->dev, | |
540 | "%s: SWR read FIFO overflow fifo status 0x%x\n", | |
541 | __func__, value); | |
542 | break; | |
543 | case SWRM_INTERRUPT_STATUS_RD_FIFO_UNDERFLOW: | |
544 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
545 | dev_err_ratelimited(swrm->dev, | |
546 | "%s: SWR read FIFO underflow fifo status 0x%x\n", | |
547 | __func__, value); | |
548 | break; | |
549 | case SWRM_INTERRUPT_STATUS_WR_CMD_FIFO_OVERFLOW: | |
550 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
551 | dev_err(swrm->dev, | |
552 | "%s: SWR write FIFO overflow fifo status %x\n", | |
553 | __func__, value); | |
554 | swrm->reg_write(swrm, SWRM_CMD_FIFO_CMD, 0x1); | |
555 | break; | |
556 | case SWRM_INTERRUPT_STATUS_CMD_ERROR: | |
557 | swrm->reg_read(swrm, SWRM_CMD_FIFO_STATUS, &value); | |
558 | dev_err_ratelimited(swrm->dev, | |
559 | "%s: SWR CMD error, fifo status 0x%x, flushing fifo\n", | |
560 | __func__, value); | |
561 | swrm->reg_write(swrm, SWRM_CMD_FIFO_CMD, 0x1); | |
562 | break; | |
563 | case SWRM_INTERRUPT_STATUS_DOUT_PORT_COLLISION: | |
564 | dev_err_ratelimited(swrm->dev, | |
565 | "%s: SWR Port collision detected\n", | |
566 | __func__); | |
567 | swrm->intr_mask &= ~SWRM_INTERRUPT_STATUS_DOUT_PORT_COLLISION; | |
568 | swrm->reg_write(swrm, | |
569 | SWRM_INTERRUPT_CPU_EN, swrm->intr_mask); | |
570 | break; | |
571 | case SWRM_INTERRUPT_STATUS_READ_EN_RD_VALID_MISMATCH: | |
572 | dev_err_ratelimited(swrm->dev, | |
573 | "%s: SWR read enable valid mismatch\n", | |
574 | __func__); | |
575 | swrm->intr_mask &= | |
576 | ~SWRM_INTERRUPT_STATUS_READ_EN_RD_VALID_MISMATCH; | |
577 | swrm->reg_write(swrm, | |
578 | SWRM_INTERRUPT_CPU_EN, swrm->intr_mask); | |
579 | break; | |
580 | case SWRM_INTERRUPT_STATUS_SPECIAL_CMD_ID_FINISHED: | |
581 | complete(&swrm->broadcast); | |
582 | break; | |
583 | case SWRM_INTERRUPT_STATUS_BUS_RESET_FINISHED_V2: | |
584 | break; | |
585 | case SWRM_INTERRUPT_STATUS_CLK_STOP_FINISHED_V2: | |
586 | break; | |
587 | case SWRM_INTERRUPT_STATUS_EXT_CLK_STOP_WAKEUP: | |
588 | break; | |
589 | default: | |
590 | dev_err_ratelimited(swrm->dev, | |
591 | "%s: SWR unknown interrupt value: %d\n", | |
592 | __func__, value); | |
593 | ret = IRQ_NONE; | |
594 | break; | |
595 | } | |
596 | } | |
597 | swrm->reg_write(swrm, SWRM_INTERRUPT_CLEAR, intr_sts); | |
598 | swrm->reg_read(swrm, SWRM_INTERRUPT_STATUS, &intr_sts); | |
599 | intr_sts_masked = intr_sts & swrm->intr_mask; | |
600 | } while (intr_sts_masked); | |
02efb49a | 601 | |
c7d49c76 | 602 | return ret; |
02efb49a | 603 | } |
ddea6cf7 | 604 | |
02efb49a SK |
605 | static int qcom_swrm_init(struct qcom_swrm_ctrl *ctrl) |
606 | { | |
607 | u32 val; | |
608 | ||
609 | /* Clear Rows and Cols */ | |
8cb3b4e7 SK |
610 | val = FIELD_PREP(SWRM_MCP_FRAME_CTRL_BANK_ROW_CTRL_BMSK, ctrl->rows_index); |
611 | val |= FIELD_PREP(SWRM_MCP_FRAME_CTRL_BANK_COL_CTRL_BMSK, ctrl->cols_index); | |
02efb49a SK |
612 | |
613 | ctrl->reg_write(ctrl, SWRM_MCP_FRAME_CTRL_BANK_ADDR(0), val); | |
614 | ||
a6e65819 SK |
615 | /* Enable Auto enumeration */ |
616 | ctrl->reg_write(ctrl, SWRM_ENUMERATOR_CFG_ADDR, 1); | |
02efb49a | 617 | |
c7d49c76 | 618 | ctrl->intr_mask = SWRM_INTERRUPT_STATUS_RMSK; |
02efb49a SK |
619 | /* Mask soundwire interrupts */ |
620 | ctrl->reg_write(ctrl, SWRM_INTERRUPT_MASK_ADDR, | |
621 | SWRM_INTERRUPT_STATUS_RMSK); | |
622 | ||
623 | /* Configure No pings */ | |
624 | ctrl->reg_read(ctrl, SWRM_MCP_CFG_ADDR, &val); | |
578ddced | 625 | u32p_replace_bits(&val, SWRM_DEF_CMD_NO_PINGS, SWRM_MCP_CFG_MAX_NUM_OF_CMD_NO_PINGS_BMSK); |
02efb49a SK |
626 | ctrl->reg_write(ctrl, SWRM_MCP_CFG_ADDR, val); |
627 | ||
a866a049 | 628 | ctrl->reg_write(ctrl, SWRM_MCP_BUS_CTRL, SWRM_MCP_BUS_CLK_START); |
02efb49a | 629 | /* Configure number of retries of a read/write cmd */ |
542d3491 SK |
630 | if (ctrl->version > 0x01050001) { |
631 | /* Only for versions >= 1.5.1 */ | |
632 | ctrl->reg_write(ctrl, SWRM_CMD_FIFO_CFG_ADDR, | |
633 | SWRM_RD_WR_CMD_RETRIES | | |
634 | SWRM_CONTINUE_EXEC_ON_CMD_IGNORE); | |
635 | } else { | |
636 | ctrl->reg_write(ctrl, SWRM_CMD_FIFO_CFG_ADDR, | |
637 | SWRM_RD_WR_CMD_RETRIES); | |
638 | } | |
02efb49a SK |
639 | |
640 | /* Set IRQ to PULSE */ | |
641 | ctrl->reg_write(ctrl, SWRM_COMP_CFG_ADDR, | |
642 | SWRM_COMP_CFG_IRQ_LEVEL_OR_PULSE_MSK | | |
643 | SWRM_COMP_CFG_ENABLE_MSK); | |
82f5c70c JM |
644 | |
645 | /* enable CPU IRQs */ | |
646 | if (ctrl->mmio) { | |
647 | ctrl->reg_write(ctrl, SWRM_INTERRUPT_CPU_EN, | |
648 | SWRM_INTERRUPT_STATUS_RMSK); | |
649 | } | |
a6e65819 | 650 | ctrl->slave_status = 0; |
a661308c SK |
651 | ctrl->reg_read(ctrl, SWRM_COMP_PARAMS, &val); |
652 | ctrl->rd_fifo_depth = FIELD_GET(SWRM_COMP_PARAMS_RD_FIFO_DEPTH, val); | |
653 | ctrl->wr_fifo_depth = FIELD_GET(SWRM_COMP_PARAMS_WR_FIFO_DEPTH, val); | |
654 | ||
02efb49a SK |
655 | return 0; |
656 | } | |
657 | ||
658 | static enum sdw_command_response qcom_swrm_xfer_msg(struct sdw_bus *bus, | |
659 | struct sdw_msg *msg) | |
660 | { | |
661 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
662 | int ret, i, len; | |
663 | ||
664 | if (msg->flags == SDW_MSG_FLAG_READ) { | |
665 | for (i = 0; i < msg->len;) { | |
666 | if ((msg->len - i) < QCOM_SWRM_MAX_RD_LEN) | |
667 | len = msg->len - i; | |
668 | else | |
669 | len = QCOM_SWRM_MAX_RD_LEN; | |
670 | ||
671 | ret = qcom_swrm_cmd_fifo_rd_cmd(ctrl, msg->dev_num, | |
672 | msg->addr + i, len, | |
673 | &msg->buf[i]); | |
674 | if (ret) | |
675 | return ret; | |
676 | ||
677 | i = i + len; | |
678 | } | |
679 | } else if (msg->flags == SDW_MSG_FLAG_WRITE) { | |
680 | for (i = 0; i < msg->len; i++) { | |
681 | ret = qcom_swrm_cmd_fifo_wr_cmd(ctrl, msg->buf[i], | |
682 | msg->dev_num, | |
683 | msg->addr + i); | |
684 | if (ret) | |
685 | return SDW_CMD_IGNORED; | |
686 | } | |
687 | } | |
688 | ||
689 | return SDW_CMD_OK; | |
690 | } | |
691 | ||
692 | static int qcom_swrm_pre_bank_switch(struct sdw_bus *bus) | |
693 | { | |
694 | u32 reg = SWRM_MCP_FRAME_CTRL_BANK_ADDR(bus->params.next_bank); | |
695 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
696 | u32 val; | |
697 | ||
698 | ctrl->reg_read(ctrl, reg, &val); | |
699 | ||
8cb3b4e7 SK |
700 | u32p_replace_bits(&val, ctrl->cols_index, SWRM_MCP_FRAME_CTRL_BANK_COL_CTRL_BMSK); |
701 | u32p_replace_bits(&val, ctrl->rows_index, SWRM_MCP_FRAME_CTRL_BANK_ROW_CTRL_BMSK); | |
02efb49a SK |
702 | |
703 | return ctrl->reg_write(ctrl, reg, val); | |
704 | } | |
705 | ||
706 | static int qcom_swrm_port_params(struct sdw_bus *bus, | |
707 | struct sdw_port_params *p_params, | |
708 | unsigned int bank) | |
709 | { | |
128eaf93 SK |
710 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); |
711 | ||
712 | return ctrl->reg_write(ctrl, SWRM_DP_BLOCK_CTRL_1(p_params->num), | |
713 | p_params->bps - 1); | |
714 | ||
02efb49a SK |
715 | } |
716 | ||
717 | static int qcom_swrm_transport_params(struct sdw_bus *bus, | |
718 | struct sdw_transport_params *params, | |
719 | enum sdw_reg_bank bank) | |
720 | { | |
721 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
128eaf93 | 722 | struct qcom_swrm_port_config *pcfg; |
02efb49a | 723 | u32 value; |
5ffba1fb SK |
724 | int reg = SWRM_DP_PORT_CTRL_BANK((params->port_num), bank); |
725 | int ret; | |
02efb49a | 726 | |
9916c02c | 727 | pcfg = &ctrl->pconfig[params->port_num]; |
128eaf93 SK |
728 | |
729 | value = pcfg->off1 << SWRM_DP_PORT_CTRL_OFFSET1_SHFT; | |
730 | value |= pcfg->off2 << SWRM_DP_PORT_CTRL_OFFSET2_SHFT; | |
731 | value |= pcfg->si; | |
02efb49a | 732 | |
5ffba1fb | 733 | ret = ctrl->reg_write(ctrl, reg, value); |
e729e0fd SK |
734 | if (ret) |
735 | goto err; | |
5ffba1fb | 736 | |
128eaf93 SK |
737 | if (pcfg->lane_control != SWR_INVALID_PARAM) { |
738 | reg = SWRM_DP_PORT_CTRL_2_BANK(params->port_num, bank); | |
739 | value = pcfg->lane_control; | |
740 | ret = ctrl->reg_write(ctrl, reg, value); | |
e729e0fd SK |
741 | if (ret) |
742 | goto err; | |
128eaf93 | 743 | } |
5ffba1fb | 744 | |
128eaf93 SK |
745 | if (pcfg->blk_group_count != SWR_INVALID_PARAM) { |
746 | reg = SWRM_DP_BLOCK_CTRL2_BANK(params->port_num, bank); | |
747 | value = pcfg->blk_group_count; | |
748 | ret = ctrl->reg_write(ctrl, reg, value); | |
e729e0fd SK |
749 | if (ret) |
750 | goto err; | |
128eaf93 SK |
751 | } |
752 | ||
753 | if (pcfg->hstart != SWR_INVALID_PARAM | |
754 | && pcfg->hstop != SWR_INVALID_PARAM) { | |
755 | reg = SWRM_DP_PORT_HCTRL_BANK(params->port_num, bank); | |
756 | value = (pcfg->hstop << 4) | pcfg->hstart; | |
757 | ret = ctrl->reg_write(ctrl, reg, value); | |
758 | } else { | |
759 | reg = SWRM_DP_PORT_HCTRL_BANK(params->port_num, bank); | |
760 | value = (SWR_HSTOP_MAX_VAL << 4) | SWR_HSTART_MIN_VAL; | |
761 | ret = ctrl->reg_write(ctrl, reg, value); | |
762 | } | |
763 | ||
e729e0fd SK |
764 | if (ret) |
765 | goto err; | |
766 | ||
128eaf93 SK |
767 | if (pcfg->bp_mode != SWR_INVALID_PARAM) { |
768 | reg = SWRM_DP_BLOCK_CTRL3_BANK(params->port_num, bank); | |
769 | ret = ctrl->reg_write(ctrl, reg, pcfg->bp_mode); | |
5ffba1fb SK |
770 | } |
771 | ||
e729e0fd | 772 | err: |
5ffba1fb | 773 | return ret; |
02efb49a SK |
774 | } |
775 | ||
776 | static int qcom_swrm_port_enable(struct sdw_bus *bus, | |
777 | struct sdw_enable_ch *enable_ch, | |
778 | unsigned int bank) | |
779 | { | |
780 | u32 reg = SWRM_DP_PORT_CTRL_BANK(enable_ch->port_num, bank); | |
781 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
782 | u32 val; | |
783 | ||
784 | ctrl->reg_read(ctrl, reg, &val); | |
785 | ||
786 | if (enable_ch->enable) | |
787 | val |= (enable_ch->ch_mask << SWRM_DP_PORT_CTRL_EN_CHAN_SHFT); | |
788 | else | |
789 | val &= ~(0xff << SWRM_DP_PORT_CTRL_EN_CHAN_SHFT); | |
790 | ||
791 | return ctrl->reg_write(ctrl, reg, val); | |
792 | } | |
793 | ||
51fe3881 | 794 | static const struct sdw_master_port_ops qcom_swrm_port_ops = { |
02efb49a SK |
795 | .dpn_set_port_params = qcom_swrm_port_params, |
796 | .dpn_set_port_transport_params = qcom_swrm_transport_params, | |
797 | .dpn_port_enable_ch = qcom_swrm_port_enable, | |
798 | }; | |
799 | ||
51fe3881 | 800 | static const struct sdw_master_ops qcom_swrm_ops = { |
02efb49a SK |
801 | .xfer_msg = qcom_swrm_xfer_msg, |
802 | .pre_bank_switch = qcom_swrm_pre_bank_switch, | |
803 | }; | |
804 | ||
805 | static int qcom_swrm_compute_params(struct sdw_bus *bus) | |
806 | { | |
807 | struct qcom_swrm_ctrl *ctrl = to_qcom_sdw(bus); | |
808 | struct sdw_master_runtime *m_rt; | |
809 | struct sdw_slave_runtime *s_rt; | |
810 | struct sdw_port_runtime *p_rt; | |
811 | struct qcom_swrm_port_config *pcfg; | |
eb5a9094 SK |
812 | struct sdw_slave *slave; |
813 | unsigned int m_port; | |
9916c02c | 814 | int i = 1; |
02efb49a SK |
815 | |
816 | list_for_each_entry(m_rt, &bus->m_rt_list, bus_node) { | |
817 | list_for_each_entry(p_rt, &m_rt->port_list, port_node) { | |
9916c02c | 818 | pcfg = &ctrl->pconfig[p_rt->num]; |
02efb49a | 819 | p_rt->transport_params.port_num = p_rt->num; |
128eaf93 SK |
820 | if (pcfg->word_length != SWR_INVALID_PARAM) { |
821 | sdw_fill_port_params(&p_rt->port_params, | |
822 | p_rt->num, pcfg->word_length + 1, | |
823 | SDW_PORT_FLOW_MODE_ISOCH, | |
824 | SDW_PORT_DATA_MODE_NORMAL); | |
825 | } | |
826 | ||
02efb49a SK |
827 | } |
828 | ||
829 | list_for_each_entry(s_rt, &m_rt->slave_rt_list, m_rt_node) { | |
eb5a9094 | 830 | slave = s_rt->slave; |
02efb49a | 831 | list_for_each_entry(p_rt, &s_rt->port_list, port_node) { |
eb5a9094 SK |
832 | m_port = slave->m_port_map[p_rt->num]; |
833 | /* port config starts at offset 0 so -1 from actual port number */ | |
834 | if (m_port) | |
9916c02c | 835 | pcfg = &ctrl->pconfig[m_port]; |
eb5a9094 SK |
836 | else |
837 | pcfg = &ctrl->pconfig[i]; | |
02efb49a SK |
838 | p_rt->transport_params.port_num = p_rt->num; |
839 | p_rt->transport_params.sample_interval = | |
840 | pcfg->si + 1; | |
841 | p_rt->transport_params.offset1 = pcfg->off1; | |
842 | p_rt->transport_params.offset2 = pcfg->off2; | |
5ffba1fb | 843 | p_rt->transport_params.blk_pkg_mode = pcfg->bp_mode; |
128eaf93 SK |
844 | p_rt->transport_params.blk_grp_ctrl = pcfg->blk_group_count; |
845 | ||
846 | p_rt->transport_params.hstart = pcfg->hstart; | |
847 | p_rt->transport_params.hstop = pcfg->hstop; | |
848 | p_rt->transport_params.lane_ctrl = pcfg->lane_control; | |
849 | if (pcfg->word_length != SWR_INVALID_PARAM) { | |
850 | sdw_fill_port_params(&p_rt->port_params, | |
851 | p_rt->num, | |
852 | pcfg->word_length + 1, | |
853 | SDW_PORT_FLOW_MODE_ISOCH, | |
854 | SDW_PORT_DATA_MODE_NORMAL); | |
855 | } | |
02efb49a SK |
856 | i++; |
857 | } | |
858 | } | |
859 | } | |
860 | ||
861 | return 0; | |
862 | } | |
863 | ||
864 | static u32 qcom_swrm_freq_tbl[MAX_FREQ_NUM] = { | |
865 | DEFAULT_CLK_FREQ, | |
866 | }; | |
867 | ||
02efb49a SK |
868 | static void qcom_swrm_stream_free_ports(struct qcom_swrm_ctrl *ctrl, |
869 | struct sdw_stream_runtime *stream) | |
870 | { | |
871 | struct sdw_master_runtime *m_rt; | |
872 | struct sdw_port_runtime *p_rt; | |
873 | unsigned long *port_mask; | |
874 | ||
875 | mutex_lock(&ctrl->port_lock); | |
876 | ||
877 | list_for_each_entry(m_rt, &stream->master_list, stream_node) { | |
878 | if (m_rt->direction == SDW_DATA_DIR_RX) | |
879 | port_mask = &ctrl->dout_port_mask; | |
880 | else | |
881 | port_mask = &ctrl->din_port_mask; | |
882 | ||
883 | list_for_each_entry(p_rt, &m_rt->port_list, port_node) | |
650dfdb8 | 884 | clear_bit(p_rt->num, port_mask); |
02efb49a SK |
885 | } |
886 | ||
887 | mutex_unlock(&ctrl->port_lock); | |
888 | } | |
889 | ||
890 | static int qcom_swrm_stream_alloc_ports(struct qcom_swrm_ctrl *ctrl, | |
891 | struct sdw_stream_runtime *stream, | |
892 | struct snd_pcm_hw_params *params, | |
893 | int direction) | |
894 | { | |
895 | struct sdw_port_config pconfig[QCOM_SDW_MAX_PORTS]; | |
896 | struct sdw_stream_config sconfig; | |
897 | struct sdw_master_runtime *m_rt; | |
898 | struct sdw_slave_runtime *s_rt; | |
899 | struct sdw_port_runtime *p_rt; | |
eb5a9094 | 900 | struct sdw_slave *slave; |
02efb49a SK |
901 | unsigned long *port_mask; |
902 | int i, maxport, pn, nports = 0, ret = 0; | |
eb5a9094 | 903 | unsigned int m_port; |
02efb49a SK |
904 | |
905 | mutex_lock(&ctrl->port_lock); | |
906 | list_for_each_entry(m_rt, &stream->master_list, stream_node) { | |
907 | if (m_rt->direction == SDW_DATA_DIR_RX) { | |
908 | maxport = ctrl->num_dout_ports; | |
909 | port_mask = &ctrl->dout_port_mask; | |
910 | } else { | |
911 | maxport = ctrl->num_din_ports; | |
912 | port_mask = &ctrl->din_port_mask; | |
913 | } | |
914 | ||
915 | list_for_each_entry(s_rt, &m_rt->slave_rt_list, m_rt_node) { | |
eb5a9094 | 916 | slave = s_rt->slave; |
02efb49a | 917 | list_for_each_entry(p_rt, &s_rt->port_list, port_node) { |
eb5a9094 | 918 | m_port = slave->m_port_map[p_rt->num]; |
02efb49a | 919 | /* Port numbers start from 1 - 14*/ |
eb5a9094 SK |
920 | if (m_port) |
921 | pn = m_port; | |
922 | else | |
923 | pn = find_first_zero_bit(port_mask, maxport); | |
924 | ||
650dfdb8 | 925 | if (pn > maxport) { |
02efb49a SK |
926 | dev_err(ctrl->dev, "All ports busy\n"); |
927 | ret = -EBUSY; | |
928 | goto err; | |
929 | } | |
930 | set_bit(pn, port_mask); | |
650dfdb8 | 931 | pconfig[nports].num = pn; |
02efb49a SK |
932 | pconfig[nports].ch_mask = p_rt->ch_mask; |
933 | nports++; | |
934 | } | |
935 | } | |
936 | } | |
937 | ||
938 | if (direction == SNDRV_PCM_STREAM_CAPTURE) | |
939 | sconfig.direction = SDW_DATA_DIR_TX; | |
940 | else | |
941 | sconfig.direction = SDW_DATA_DIR_RX; | |
942 | ||
943 | /* hw parameters wil be ignored as we only support PDM */ | |
944 | sconfig.ch_count = 1; | |
945 | sconfig.frame_rate = params_rate(params); | |
946 | sconfig.type = stream->type; | |
947 | sconfig.bps = 1; | |
948 | sdw_stream_add_master(&ctrl->bus, &sconfig, pconfig, | |
949 | nports, stream); | |
950 | err: | |
951 | if (ret) { | |
952 | for (i = 0; i < nports; i++) | |
650dfdb8 | 953 | clear_bit(pconfig[i].num, port_mask); |
02efb49a SK |
954 | } |
955 | ||
956 | mutex_unlock(&ctrl->port_lock); | |
957 | ||
958 | return ret; | |
959 | } | |
960 | ||
961 | static int qcom_swrm_hw_params(struct snd_pcm_substream *substream, | |
962 | struct snd_pcm_hw_params *params, | |
963 | struct snd_soc_dai *dai) | |
964 | { | |
965 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
966 | struct sdw_stream_runtime *sruntime = ctrl->sruntime[dai->id]; | |
967 | int ret; | |
968 | ||
969 | ret = qcom_swrm_stream_alloc_ports(ctrl, sruntime, params, | |
970 | substream->stream); | |
971 | if (ret) | |
972 | qcom_swrm_stream_free_ports(ctrl, sruntime); | |
973 | ||
974 | return ret; | |
975 | } | |
976 | ||
977 | static int qcom_swrm_hw_free(struct snd_pcm_substream *substream, | |
978 | struct snd_soc_dai *dai) | |
979 | { | |
980 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
981 | struct sdw_stream_runtime *sruntime = ctrl->sruntime[dai->id]; | |
982 | ||
983 | qcom_swrm_stream_free_ports(ctrl, sruntime); | |
984 | sdw_stream_remove_master(&ctrl->bus, sruntime); | |
985 | ||
986 | return 0; | |
987 | } | |
988 | ||
989 | static int qcom_swrm_set_sdw_stream(struct snd_soc_dai *dai, | |
990 | void *stream, int direction) | |
991 | { | |
992 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
993 | ||
994 | ctrl->sruntime[dai->id] = stream; | |
995 | ||
996 | return 0; | |
997 | } | |
998 | ||
39ec6f99 SK |
999 | static void *qcom_swrm_get_sdw_stream(struct snd_soc_dai *dai, int direction) |
1000 | { | |
1001 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
1002 | ||
1003 | return ctrl->sruntime[dai->id]; | |
1004 | } | |
1005 | ||
02efb49a SK |
1006 | static int qcom_swrm_startup(struct snd_pcm_substream *substream, |
1007 | struct snd_soc_dai *dai) | |
1008 | { | |
1009 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
1010 | struct snd_soc_pcm_runtime *rtd = substream->private_data; | |
1011 | struct sdw_stream_runtime *sruntime; | |
ce83baca | 1012 | struct snd_soc_dai *codec_dai; |
02efb49a SK |
1013 | int ret, i; |
1014 | ||
1015 | sruntime = sdw_alloc_stream(dai->name); | |
1016 | if (!sruntime) | |
1017 | return -ENOMEM; | |
1018 | ||
1019 | ctrl->sruntime[dai->id] = sruntime; | |
1020 | ||
c998ee30 | 1021 | for_each_rtd_codec_dais(rtd, i, codec_dai) { |
ce83baca | 1022 | ret = snd_soc_dai_set_sdw_stream(codec_dai, sruntime, |
02efb49a SK |
1023 | substream->stream); |
1024 | if (ret < 0 && ret != -ENOTSUPP) { | |
e6cb15b5 | 1025 | dev_err(dai->dev, "Failed to set sdw stream on %s\n", |
ce83baca | 1026 | codec_dai->name); |
02efb49a SK |
1027 | sdw_release_stream(sruntime); |
1028 | return ret; | |
1029 | } | |
1030 | } | |
1031 | ||
1032 | return 0; | |
1033 | } | |
1034 | ||
1035 | static void qcom_swrm_shutdown(struct snd_pcm_substream *substream, | |
1036 | struct snd_soc_dai *dai) | |
1037 | { | |
1038 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(dai->dev); | |
1039 | ||
1040 | sdw_release_stream(ctrl->sruntime[dai->id]); | |
1041 | ctrl->sruntime[dai->id] = NULL; | |
1042 | } | |
1043 | ||
1044 | static const struct snd_soc_dai_ops qcom_swrm_pdm_dai_ops = { | |
1045 | .hw_params = qcom_swrm_hw_params, | |
1046 | .hw_free = qcom_swrm_hw_free, | |
1047 | .startup = qcom_swrm_startup, | |
1048 | .shutdown = qcom_swrm_shutdown, | |
1049 | .set_sdw_stream = qcom_swrm_set_sdw_stream, | |
39ec6f99 | 1050 | .get_sdw_stream = qcom_swrm_get_sdw_stream, |
02efb49a SK |
1051 | }; |
1052 | ||
1053 | static const struct snd_soc_component_driver qcom_swrm_dai_component = { | |
1054 | .name = "soundwire", | |
1055 | }; | |
1056 | ||
1057 | static int qcom_swrm_register_dais(struct qcom_swrm_ctrl *ctrl) | |
1058 | { | |
1059 | int num_dais = ctrl->num_dout_ports + ctrl->num_din_ports; | |
1060 | struct snd_soc_dai_driver *dais; | |
1061 | struct snd_soc_pcm_stream *stream; | |
1062 | struct device *dev = ctrl->dev; | |
1063 | int i; | |
1064 | ||
1065 | /* PDM dais are only tested for now */ | |
1066 | dais = devm_kcalloc(dev, num_dais, sizeof(*dais), GFP_KERNEL); | |
1067 | if (!dais) | |
1068 | return -ENOMEM; | |
1069 | ||
1070 | for (i = 0; i < num_dais; i++) { | |
1071 | dais[i].name = devm_kasprintf(dev, GFP_KERNEL, "SDW Pin%d", i); | |
1072 | if (!dais[i].name) | |
1073 | return -ENOMEM; | |
1074 | ||
1075 | if (i < ctrl->num_dout_ports) | |
1076 | stream = &dais[i].playback; | |
1077 | else | |
1078 | stream = &dais[i].capture; | |
1079 | ||
1080 | stream->channels_min = 1; | |
1081 | stream->channels_max = 1; | |
1082 | stream->rates = SNDRV_PCM_RATE_48000; | |
1083 | stream->formats = SNDRV_PCM_FMTBIT_S16_LE; | |
1084 | ||
1085 | dais[i].ops = &qcom_swrm_pdm_dai_ops; | |
1086 | dais[i].id = i; | |
1087 | } | |
1088 | ||
1089 | return devm_snd_soc_register_component(ctrl->dev, | |
1090 | &qcom_swrm_dai_component, | |
1091 | dais, num_dais); | |
1092 | } | |
1093 | ||
1094 | static int qcom_swrm_get_port_config(struct qcom_swrm_ctrl *ctrl) | |
1095 | { | |
1096 | struct device_node *np = ctrl->dev->of_node; | |
1097 | u8 off1[QCOM_SDW_MAX_PORTS]; | |
1098 | u8 off2[QCOM_SDW_MAX_PORTS]; | |
1099 | u8 si[QCOM_SDW_MAX_PORTS]; | |
5ffba1fb | 1100 | u8 bp_mode[QCOM_SDW_MAX_PORTS] = { 0, }; |
128eaf93 SK |
1101 | u8 hstart[QCOM_SDW_MAX_PORTS]; |
1102 | u8 hstop[QCOM_SDW_MAX_PORTS]; | |
1103 | u8 word_length[QCOM_SDW_MAX_PORTS]; | |
1104 | u8 blk_group_count[QCOM_SDW_MAX_PORTS]; | |
1105 | u8 lane_control[QCOM_SDW_MAX_PORTS]; | |
02efb49a SK |
1106 | int i, ret, nports, val; |
1107 | ||
1108 | ctrl->reg_read(ctrl, SWRM_COMP_PARAMS, &val); | |
1109 | ||
9972b90a VK |
1110 | ctrl->num_dout_ports = FIELD_GET(SWRM_COMP_PARAMS_DOUT_PORTS_MASK, val); |
1111 | ctrl->num_din_ports = FIELD_GET(SWRM_COMP_PARAMS_DIN_PORTS_MASK, val); | |
02efb49a SK |
1112 | |
1113 | ret = of_property_read_u32(np, "qcom,din-ports", &val); | |
1114 | if (ret) | |
1115 | return ret; | |
1116 | ||
1117 | if (val > ctrl->num_din_ports) | |
1118 | return -EINVAL; | |
1119 | ||
1120 | ctrl->num_din_ports = val; | |
1121 | ||
1122 | ret = of_property_read_u32(np, "qcom,dout-ports", &val); | |
1123 | if (ret) | |
1124 | return ret; | |
1125 | ||
1126 | if (val > ctrl->num_dout_ports) | |
1127 | return -EINVAL; | |
1128 | ||
1129 | ctrl->num_dout_ports = val; | |
1130 | ||
1131 | nports = ctrl->num_dout_ports + ctrl->num_din_ports; | |
650dfdb8 SK |
1132 | /* Valid port numbers are from 1-14, so mask out port 0 explicitly */ |
1133 | set_bit(0, &ctrl->dout_port_mask); | |
1134 | set_bit(0, &ctrl->din_port_mask); | |
02efb49a SK |
1135 | |
1136 | ret = of_property_read_u8_array(np, "qcom,ports-offset1", | |
1137 | off1, nports); | |
1138 | if (ret) | |
1139 | return ret; | |
1140 | ||
1141 | ret = of_property_read_u8_array(np, "qcom,ports-offset2", | |
1142 | off2, nports); | |
1143 | if (ret) | |
1144 | return ret; | |
1145 | ||
1146 | ret = of_property_read_u8_array(np, "qcom,ports-sinterval-low", | |
1147 | si, nports); | |
1148 | if (ret) | |
1149 | return ret; | |
1150 | ||
5ffba1fb SK |
1151 | ret = of_property_read_u8_array(np, "qcom,ports-block-pack-mode", |
1152 | bp_mode, nports); | |
a5943e4f PLB |
1153 | if (ret) |
1154 | return ret; | |
1155 | ||
128eaf93 SK |
1156 | memset(hstart, SWR_INVALID_PARAM, QCOM_SDW_MAX_PORTS); |
1157 | of_property_read_u8_array(np, "qcom,ports-hstart", hstart, nports); | |
1158 | ||
1159 | memset(hstop, SWR_INVALID_PARAM, QCOM_SDW_MAX_PORTS); | |
1160 | of_property_read_u8_array(np, "qcom,ports-hstop", hstop, nports); | |
1161 | ||
1162 | memset(word_length, SWR_INVALID_PARAM, QCOM_SDW_MAX_PORTS); | |
1163 | of_property_read_u8_array(np, "qcom,ports-word-length", word_length, nports); | |
1164 | ||
1165 | memset(blk_group_count, SWR_INVALID_PARAM, QCOM_SDW_MAX_PORTS); | |
1166 | of_property_read_u8_array(np, "qcom,ports-block-group-count", blk_group_count, nports); | |
1167 | ||
1168 | memset(lane_control, SWR_INVALID_PARAM, QCOM_SDW_MAX_PORTS); | |
1169 | of_property_read_u8_array(np, "qcom,ports-lane-control", lane_control, nports); | |
1170 | ||
02efb49a | 1171 | for (i = 0; i < nports; i++) { |
9916c02c SK |
1172 | /* Valid port number range is from 1-14 */ |
1173 | ctrl->pconfig[i + 1].si = si[i]; | |
1174 | ctrl->pconfig[i + 1].off1 = off1[i]; | |
1175 | ctrl->pconfig[i + 1].off2 = off2[i]; | |
1176 | ctrl->pconfig[i + 1].bp_mode = bp_mode[i]; | |
1177 | ctrl->pconfig[i + 1].hstart = hstart[i]; | |
1178 | ctrl->pconfig[i + 1].hstop = hstop[i]; | |
1179 | ctrl->pconfig[i + 1].word_length = word_length[i]; | |
1180 | ctrl->pconfig[i + 1].blk_group_count = blk_group_count[i]; | |
1181 | ctrl->pconfig[i + 1].lane_control = lane_control[i]; | |
02efb49a SK |
1182 | } |
1183 | ||
1184 | return 0; | |
1185 | } | |
1186 | ||
1187 | static int qcom_swrm_probe(struct platform_device *pdev) | |
1188 | { | |
1189 | struct device *dev = &pdev->dev; | |
1190 | struct sdw_master_prop *prop; | |
1191 | struct sdw_bus_params *params; | |
1192 | struct qcom_swrm_ctrl *ctrl; | |
8cb3b4e7 | 1193 | const struct qcom_swrm_data *data; |
02efb49a SK |
1194 | int ret; |
1195 | u32 val; | |
1196 | ||
1197 | ctrl = devm_kzalloc(dev, sizeof(*ctrl), GFP_KERNEL); | |
1198 | if (!ctrl) | |
1199 | return -ENOMEM; | |
1200 | ||
8cb3b4e7 SK |
1201 | data = of_device_get_match_data(dev); |
1202 | ctrl->rows_index = sdw_find_row_index(data->default_rows); | |
1203 | ctrl->cols_index = sdw_find_col_index(data->default_cols); | |
47edc010 | 1204 | #if IS_REACHABLE(CONFIG_SLIMBUS) |
02efb49a | 1205 | if (dev->parent->bus == &slimbus_bus) { |
5bd77324 JM |
1206 | #else |
1207 | if (false) { | |
1208 | #endif | |
d1df23fe | 1209 | ctrl->reg_read = qcom_swrm_ahb_reg_read; |
02efb49a SK |
1210 | ctrl->reg_write = qcom_swrm_ahb_reg_write; |
1211 | ctrl->regmap = dev_get_regmap(dev->parent, NULL); | |
1212 | if (!ctrl->regmap) | |
1213 | return -EINVAL; | |
1214 | } else { | |
82f5c70c JM |
1215 | ctrl->reg_read = qcom_swrm_cpu_reg_read; |
1216 | ctrl->reg_write = qcom_swrm_cpu_reg_write; | |
1217 | ctrl->mmio = devm_platform_ioremap_resource(pdev, 0); | |
1218 | if (IS_ERR(ctrl->mmio)) | |
1219 | return PTR_ERR(ctrl->mmio); | |
02efb49a SK |
1220 | } |
1221 | ||
1222 | ctrl->irq = of_irq_get(dev->of_node, 0); | |
91b5cfc0 PLB |
1223 | if (ctrl->irq < 0) { |
1224 | ret = ctrl->irq; | |
1225 | goto err_init; | |
1226 | } | |
02efb49a SK |
1227 | |
1228 | ctrl->hclk = devm_clk_get(dev, "iface"); | |
91b5cfc0 PLB |
1229 | if (IS_ERR(ctrl->hclk)) { |
1230 | ret = PTR_ERR(ctrl->hclk); | |
1231 | goto err_init; | |
1232 | } | |
02efb49a SK |
1233 | |
1234 | clk_prepare_enable(ctrl->hclk); | |
1235 | ||
1236 | ctrl->dev = dev; | |
1237 | dev_set_drvdata(&pdev->dev, ctrl); | |
02efb49a | 1238 | mutex_init(&ctrl->port_lock); |
ddea6cf7 | 1239 | init_completion(&ctrl->broadcast); |
06dd9673 | 1240 | init_completion(&ctrl->enumeration); |
02efb49a | 1241 | |
02efb49a SK |
1242 | ctrl->bus.ops = &qcom_swrm_ops; |
1243 | ctrl->bus.port_ops = &qcom_swrm_port_ops; | |
1244 | ctrl->bus.compute_params = &qcom_swrm_compute_params; | |
1245 | ||
1246 | ret = qcom_swrm_get_port_config(ctrl); | |
1247 | if (ret) | |
91b5cfc0 | 1248 | goto err_clk; |
02efb49a SK |
1249 | |
1250 | params = &ctrl->bus.params; | |
1251 | params->max_dr_freq = DEFAULT_CLK_FREQ; | |
1252 | params->curr_dr_freq = DEFAULT_CLK_FREQ; | |
8cb3b4e7 SK |
1253 | params->col = data->default_cols; |
1254 | params->row = data->default_rows; | |
02efb49a SK |
1255 | ctrl->reg_read(ctrl, SWRM_MCP_STATUS, &val); |
1256 | params->curr_bank = val & SWRM_MCP_STATUS_BANK_NUM_MASK; | |
1257 | params->next_bank = !params->curr_bank; | |
1258 | ||
1259 | prop = &ctrl->bus.prop; | |
1260 | prop->max_clk_freq = DEFAULT_CLK_FREQ; | |
1261 | prop->num_clk_gears = 0; | |
1262 | prop->num_clk_freq = MAX_FREQ_NUM; | |
1263 | prop->clk_freq = &qcom_swrm_freq_tbl[0]; | |
8cb3b4e7 SK |
1264 | prop->default_col = data->default_cols; |
1265 | prop->default_row = data->default_rows; | |
02efb49a SK |
1266 | |
1267 | ctrl->reg_read(ctrl, SWRM_COMP_HW_VERSION, &ctrl->version); | |
1268 | ||
1269 | ret = devm_request_threaded_irq(dev, ctrl->irq, NULL, | |
1270 | qcom_swrm_irq_handler, | |
4f1738f4 SZ |
1271 | IRQF_TRIGGER_RISING | |
1272 | IRQF_ONESHOT, | |
02efb49a SK |
1273 | "soundwire", ctrl); |
1274 | if (ret) { | |
1275 | dev_err(dev, "Failed to request soundwire irq\n"); | |
91b5cfc0 | 1276 | goto err_clk; |
02efb49a SK |
1277 | } |
1278 | ||
5cab3ff2 | 1279 | ret = sdw_bus_master_add(&ctrl->bus, dev, dev->fwnode); |
02efb49a SK |
1280 | if (ret) { |
1281 | dev_err(dev, "Failed to register Soundwire controller (%d)\n", | |
1282 | ret); | |
91b5cfc0 | 1283 | goto err_clk; |
02efb49a SK |
1284 | } |
1285 | ||
1286 | qcom_swrm_init(ctrl); | |
06dd9673 SK |
1287 | wait_for_completion_timeout(&ctrl->enumeration, |
1288 | msecs_to_jiffies(TIMEOUT_MS)); | |
02efb49a SK |
1289 | ret = qcom_swrm_register_dais(ctrl); |
1290 | if (ret) | |
91b5cfc0 | 1291 | goto err_master_add; |
02efb49a SK |
1292 | |
1293 | dev_info(dev, "Qualcomm Soundwire controller v%x.%x.%x Registered\n", | |
1294 | (ctrl->version >> 24) & 0xff, (ctrl->version >> 16) & 0xff, | |
1295 | ctrl->version & 0xffff); | |
1296 | ||
1297 | return 0; | |
91b5cfc0 PLB |
1298 | |
1299 | err_master_add: | |
5cab3ff2 | 1300 | sdw_bus_master_delete(&ctrl->bus); |
91b5cfc0 | 1301 | err_clk: |
02efb49a | 1302 | clk_disable_unprepare(ctrl->hclk); |
91b5cfc0 | 1303 | err_init: |
02efb49a SK |
1304 | return ret; |
1305 | } | |
1306 | ||
1307 | static int qcom_swrm_remove(struct platform_device *pdev) | |
1308 | { | |
1309 | struct qcom_swrm_ctrl *ctrl = dev_get_drvdata(&pdev->dev); | |
1310 | ||
5cab3ff2 | 1311 | sdw_bus_master_delete(&ctrl->bus); |
02efb49a SK |
1312 | clk_disable_unprepare(ctrl->hclk); |
1313 | ||
1314 | return 0; | |
1315 | } | |
1316 | ||
1317 | static const struct of_device_id qcom_swrm_of_match[] = { | |
8cb3b4e7 SK |
1318 | { .compatible = "qcom,soundwire-v1.3.0", .data = &swrm_v1_3_data }, |
1319 | { .compatible = "qcom,soundwire-v1.5.1", .data = &swrm_v1_5_data }, | |
02efb49a SK |
1320 | {/* sentinel */}, |
1321 | }; | |
1322 | ||
1323 | MODULE_DEVICE_TABLE(of, qcom_swrm_of_match); | |
1324 | ||
1325 | static struct platform_driver qcom_swrm_driver = { | |
1326 | .probe = &qcom_swrm_probe, | |
1327 | .remove = &qcom_swrm_remove, | |
1328 | .driver = { | |
1329 | .name = "qcom-soundwire", | |
1330 | .of_match_table = qcom_swrm_of_match, | |
1331 | } | |
1332 | }; | |
1333 | module_platform_driver(qcom_swrm_driver); | |
1334 | ||
1335 | MODULE_DESCRIPTION("Qualcomm soundwire driver"); | |
1336 | MODULE_LICENSE("GPL v2"); |