treewide: Add SPDX license identifier - Makefile/Kconfig
[linux-2.6-block.git] / drivers / soc / qcom / Kconfig
CommitLineData
ec8f24b7 1# SPDX-License-Identifier: GPL-2.0-only
5d144e36
AG
2#
3# QCOM Soc drivers
4#
2a464815
SK
5menu "Qualcomm SoC drivers"
6
312416d9
MS
7config QCOM_COMMAND_DB
8 bool "Qualcomm Command DB"
0ea3fa15
AB
9 depends on ARCH_QCOM || COMPILE_TEST
10 depends on OF_RESERVED_MEM
312416d9
MS
11 help
12 Command DB queries shared memory by key string for shared system
13 resources. Platform drivers that require to set state of a shared
14 resource on a RPM-hardened platform must use this database to get
15 SoC specific identifier and information for the shared resources.
16
eddac5af
KR
17config QCOM_GENI_SE
18 tristate "QCOM GENI Serial Engine Driver"
19 depends on ARCH_QCOM || COMPILE_TEST
20 help
21 This driver is used to manage Generic Interface (GENI) firmware based
22 Qualcomm Technologies, Inc. Universal Peripheral (QUP) Wrapper. This
23 driver is also used to manage the common aspects of multiple Serial
24 Engines present in the QUP.
25
c4d77d5f
BA
26config QCOM_GLINK_SSR
27 tristate "Qualcomm Glink SSR driver"
28 depends on RPMSG
29 depends on QCOM_RPROC_COMMON
30 help
31 Say y here to enable GLINK SSR support. The GLINK SSR driver
32 implements the SSR protocol for notifying the remote processor about
33 neighboring subsystems going up or down.
34
5d144e36
AG
35config QCOM_GSBI
36 tristate "QCOM General Serial Bus Interface"
ccfb464c 37 depends on ARCH_QCOM || COMPILE_TEST
e5fdad68 38 select MFD_SYSCON
5d144e36
AG
39 help
40 Say y here to enable GSBI support. The GSBI provides control
41 functions for connecting the underlying serial UART, SPI, and I2C
42 devices to the output pins.
43
a3134fb0
RB
44config QCOM_LLCC
45 tristate "Qualcomm Technologies, Inc. LLCC driver"
ccfb464c 46 depends on ARCH_QCOM || COMPILE_TEST
a3134fb0
RB
47 help
48 Qualcomm Technologies, Inc. platform specific
49 Last Level Cache Controller(LLCC) driver. This provides interfaces
50 to clients that use the LLCC. Say yes here to enable LLCC slice
51 driver.
52
53config QCOM_SDM845_LLCC
54 tristate "Qualcomm Technologies, Inc. SDM845 LLCC driver"
55 depends on QCOM_LLCC
56 help
57 Say yes here to enable the LLCC driver for SDM845. This provides
58 data required to configure LLCC so that clients can start using the
59 LLCC slices.
60
2aad40d9
BA
61config QCOM_MDT_LOADER
62 tristate
63 select QCOM_SCM
64
7ce75bb2
LI
65config QCOM_PM
66 bool "Qualcomm Power Management"
67 depends on ARCH_QCOM && !ARM64
d9d6888f 68 select ARM_CPU_SUSPEND
23b38ceb 69 select QCOM_SCM
7ce75bb2
LI
70 help
71 QCOM Platform specific power driver to manage cores and L2 low power
72 modes. It interface with various system drivers to put the cores in
73 low power modes.
4b638df4 74
9b8a11e8
BA
75config QCOM_QMI_HELPERS
76 tristate
ccfb464c
NC
77 depends on ARCH_QCOM || COMPILE_TEST
78 depends on NET
9b8a11e8 79
d1de6d6c
BA
80config QCOM_RMTFS_MEM
81 tristate "Qualcomm Remote Filesystem memory driver"
82 depends on ARCH_QCOM
fa65f804 83 select QCOM_SCM
d1de6d6c
BA
84 help
85 The Qualcomm remote filesystem memory driver is used for allocating
86 and exposing regions of shared memory with remote processors for the
87 purpose of exchanging sector-data between the remote filesystem
88 service and its clients.
89
90 Say y here if you intend to boot the modem remoteproc.
91
658628e7
LI
92config QCOM_RPMH
93 bool "Qualcomm RPM-Hardened (RPMH) Communication"
c62615b1 94 depends on ARCH_QCOM && ARM64 || COMPILE_TEST
658628e7
LI
95 help
96 Support for communication with the hardened-RPM blocks in
97 Qualcomm Technologies Inc (QTI) SoCs. RPMH communication uses an
98 internal bus to transmit state requests for shared resources. A set
99 of hardware components aggregate requests for these resources and
100 help apply the aggregated state on the resource.
101
279b7e8a
RN
102config QCOM_RPMHPD
103 bool "Qualcomm RPMh Power domain driver"
104 depends on QCOM_RPMH && QCOM_COMMAND_DB
105 help
106 QCOM RPMh Power domain driver to support power-domains with
107 performance states. The driver communicates a performance state
108 value to RPMh which then translates it into corresponding voltage
109 for the voltage rail.
110
bbe3a66c
RN
111config QCOM_RPMPD
112 bool "Qualcomm RPM Power domain driver"
4eccc154 113 depends on QCOM_SMD_RPM=y
bbe3a66c
RN
114 help
115 QCOM RPM Power domain driver to support power-domains with
116 performance states. The driver communicates a performance state
117 value to RPM which then translates it into corresponding voltage
118 for the voltage rail.
119
7d0c8bee
SB
120config QCOM_SMEM
121 tristate "Qualcomm Shared Memory Manager (SMEM)"
ccfb464c 122 depends on ARCH_QCOM || COMPILE_TEST
73ebb854 123 depends on HWSPINLOCK
7d0c8bee
SB
124 help
125 Say y here to enable support for the Qualcomm Shared Memory Manager.
126 The driver provides an interface to items in a heap shared among all
127 processors in a Qualcomm platform.
128
936f14cf
BA
129config QCOM_SMD_RPM
130 tristate "Qualcomm Resource Power Manager (RPM) over SMD"
ccfb464c 131 depends on ARCH_QCOM || COMPILE_TEST
a09b440a 132 depends on RPMSG
936f14cf
BA
133 help
134 If you say yes to this option, support will be included for the
135 Resource Power Manager system found in the Qualcomm 8974 based
136 devices.
137
138 This is required to access many regulators, clocks and bus
139 frequencies controlled by the RPM on these devices.
140
141 Say M here if you want to include support for the Qualcomm RPM as a
142 module. This will build a module called "qcom-smd-rpm".
9460ae2f
BA
143
144config QCOM_SMEM_STATE
145 bool
c97c4090 146
50e99641 147config QCOM_SMP2P
10475d59 148 tristate "Qualcomm Shared Memory Point to Point support"
e7180264 149 depends on MAILBOX
50e99641
BA
150 depends on QCOM_SMEM
151 select QCOM_SMEM_STATE
810f11a9 152 select IRQ_DOMAIN
50e99641
BA
153 help
154 Say yes here to support the Qualcomm Shared Memory Point to Point
155 protocol.
156
c97c4090 157config QCOM_SMSM
10475d59 158 tristate "Qualcomm Shared Memory State Machine"
c97c4090
BA
159 depends on QCOM_SMEM
160 select QCOM_SMEM_STATE
0a5cdb41 161 select IRQ_DOMAIN
c97c4090
BA
162 help
163 Say yes here to support the Qualcomm Shared Memory State Machine.
164 The state machine is represented by bits in shared memory.
ea7a1f27
BA
165
166config QCOM_WCNSS_CTRL
167 tristate "Qualcomm WCNSS control driver"
ccfb464c 168 depends on ARCH_QCOM || COMPILE_TEST
5052de8d 169 depends on RPMSG
ea7a1f27
BA
170 help
171 Client driver for the WCNSS_CTRL SMD channel, used to download nv
172 firmware to a newly booted WCNSS chip.
2a464815 173
6adba21e
SK
174config QCOM_APR
175 tristate "Qualcomm APR Bus (Asynchronous Packet Router)"
ccfb464c 176 depends on ARCH_QCOM || COMPILE_TEST
6adba21e
SK
177 depends on RPMSG
178 help
179 Enable APR IPC protocol support between
180 application processor and QDSP6. APR is
181 used by audio driver to configure QDSP6
182 ASM, ADM and AFE modules.
2a464815 183endmenu