projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mm: unlockless reclaim
[linux-block.git] / drivers / serial / sh-sci.h
CommitLineData
1da177e4 1#include <linux/serial_core.h>
e108b2ca 2#include <asm/io.h>
1da177e4 3#include <asm/gpio.h>
3ea6bc3d 4
1da177e4
LT		 5#if defined(CONFIG_H83007) || defined(CONFIG_H83068)
6#include <asm/regs306x.h>
7#endif
8#if defined(CONFIG_H8S2678)
9#include <asm/regs267x.h>
10#endif
1da177e4 11
0fbde950
MD		 12#if defined(CONFIG_CPU_SUBTYPE_SH7706) || \
13 defined(CONFIG_CPU_SUBTYPE_SH7707) || \
14 defined(CONFIG_CPU_SUBTYPE_SH7708) || \
15 defined(CONFIG_CPU_SUBTYPE_SH7709)
1da177e4
LT		 16# define SCPCR 0xA4000116 /* 16 bit SCI and SCIF */
17# define SCPDR 0xA4000136 /* 8 bit SCI and SCIF */
18# define SCSCR_INIT(port) 0x30 /* TIE=0,RIE=0,TE=1,RE=1 */
19# define SCI_AND_SCIF
20#elif defined(CONFIG_CPU_SUBTYPE_SH7705)
21# define SCIF0 0xA4400000
22# define SCIF2 0xA4410000
b7a76e4b
PM		 23# define SCSMR_Ir 0xA44A0000
24# define IRDA_SCIF SCIF0
1da177e4
LT		 25# define SCPCR 0xA4000116
26# define SCPDR 0xA4000136
27
28/* Set the clock source,
29 * SCIF2 (0xA4410000) -> External clock, SCK pin used as clock input
30 * SCIF0 (0xA4400000) -> Internal clock, SCK pin as serial clock output
31 */
32# define SCSCR_INIT(port) (port->mapbase == SCIF2) ? 0xF3 : 0xF0
33# define SCIF_ONLY
31a49c4b
YS		 34#elif defined(CONFIG_CPU_SUBTYPE_SH7720) || \
35 defined(CONFIG_CPU_SUBTYPE_SH7721)
3ea6bc3d
MB		 36# define SCSCR_INIT(port) 0x0030 /* TIE=0,RIE=0,TE=1,RE=1 */
37# define SCIF_ONLY
38#define SCIF_ORER 0x0200 /* overrun error bit */
1da177e4 39#elif defined(CONFIG_SH_RTS7751R2D)
1da177e4
LT		 40# define SCSPTR2 0xFFE80020 /* 16 bit SCIF */
41# define SCIF_ORER 0x0001 /* overrun error bit */
42# define SCSCR_INIT(port) 0x3a /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
43# define SCIF_ONLY
05627486
PM		 44#elif defined(CONFIG_CPU_SUBTYPE_SH7750) || \
45 defined(CONFIG_CPU_SUBTYPE_SH7750R) || \
46 defined(CONFIG_CPU_SUBTYPE_SH7750S) || \
47 defined(CONFIG_CPU_SUBTYPE_SH7091) || \
48 defined(CONFIG_CPU_SUBTYPE_SH7751) || \
49 defined(CONFIG_CPU_SUBTYPE_SH7751R)
1da177e4
LT		 50# define SCSPTR1 0xffe0001c /* 8 bit SCI */
51# define SCSPTR2 0xFFE80020 /* 16 bit SCIF */
52# define SCIF_ORER 0x0001 /* overrun error bit */
53# define SCSCR_INIT(port) (((port)->type == PORT_SCI) ? \
54 0x30 /* TIE=0,RIE=0,TE=1,RE=1 */ : \
55 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */ )
56# define SCI_AND_SCIF
57#elif defined(CONFIG_CPU_SUBTYPE_SH7760)
b7a76e4b
PM		 58# define SCSPTR0 0xfe600024 /* 16 bit SCIF */
59# define SCSPTR1 0xfe610024 /* 16 bit SCIF */
60# define SCSPTR2 0xfe620024 /* 16 bit SCIF */
1da177e4
LT		 61# define SCIF_ORER 0x0001 /* overrun error bit */
62# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
63# define SCIF_ONLY
2b1bd1ac 64#elif defined(CONFIG_CPU_SUBTYPE_SH7710) || defined(CONFIG_CPU_SUBTYPE_SH7712)
e108b2ca 65# define SCSPTR0 0xA4400000 /* 16 bit SCIF */
9465a54f
NI		 66# define SCIF_ORER 0x0001 /* overrun error bit */
67# define PACR 0xa4050100
68# define PBCR 0xa4050102
69# define SCSCR_INIT(port) 0x3B
e108b2ca 70# define SCIF_ONLY
e108b2ca
PM		 71#elif defined(CONFIG_CPU_SUBTYPE_SH7343)
72# define SCSPTR0 0xffe00010 /* 16 bit SCIF */
73# define SCSPTR1 0xffe10010 /* 16 bit SCIF */
74# define SCSPTR2 0xffe20010 /* 16 bit SCIF */
75# define SCSPTR3 0xffe30010 /* 16 bit SCIF */
76# define SCSCR_INIT(port) 0x32 /* TIE=0,RIE=0,TE=1,RE=1,REIE=0,CKE=1 */
77# define SCIF_ONLY
41504c39 78#elif defined(CONFIG_CPU_SUBTYPE_SH7722)
346b7463
MD		 79# define PADR 0xA4050120
80# define PSDR 0xA405013e
81# define PWDR 0xA4050166
82# define PSCR 0xA405011E
41504c39
PM		 83# define SCIF_ORER 0x0001 /* overrun error bit */
84# define SCSCR_INIT(port) 0x0038 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
85# define SCIF_ONLY
9109a30e
MD		 86#elif defined(CONFIG_CPU_SUBTYPE_SH7366)
87# define SCPDR0 0xA405013E /* 16 bit SCIF0 PSDR */
88# define SCSPTR0 SCPDR0
89# define SCIF_ORER 0x0001 /* overrun error bit */
90# define SCSCR_INIT(port) 0x0038 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
178dd0cd
PM		 91#elif defined(CONFIG_CPU_SUBTYPE_SH7723)
92# define SCSPTR0 0xa4050160
93# define SCSPTR1 0xa405013e
94# define SCSPTR2 0xa4050160
95# define SCSPTR3 0xa405013e
96# define SCSPTR4 0xa4050128
97# define SCSPTR5 0xa4050128
98# define SCIF_ORER 0x0001 /* overrun error bit */
99# define SCSCR_INIT(port) 0x0038 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
9109a30e 100# define SCIF_ONLY
1da177e4 101#elif defined(CONFIG_CPU_SUBTYPE_SH4_202)
1da177e4
LT		 102# define SCSPTR2 0xffe80020 /* 16 bit SCIF */
103# define SCIF_ORER 0x0001 /* overrun error bit */
104# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
105# define SCIF_ONLY
1da177e4 106#elif defined(CONFIG_CPU_SUBTYPE_SH5_101) || defined(CONFIG_CPU_SUBTYPE_SH5_103)
1da177e4
LT		 107# define SCIF_BASE_ADDR 0x01030000
108# define SCIF_ADDR_SH5 PHYS_PERIPHERAL_BLOCK+SCIF_BASE_ADDR
109# define SCIF_PTR2_OFFS 0x0000020
110# define SCIF_LSR2_OFFS 0x0000024
1da177e4
LT		 111# define SCSPTR2 ((port->mapbase)+SCIF_PTR2_OFFS) /* 16 bit SCIF */
112# define SCLSR2 ((port->mapbase)+SCIF_LSR2_OFFS) /* 16 bit SCIF */
f9669187 113# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0, TE=1,RE=1,REIE=1 */
1da177e4
LT		 114# define SCIF_ONLY
115#elif defined(CONFIG_H83007) || defined(CONFIG_H83068)
1da177e4
LT		 116# define SCSCR_INIT(port) 0x30 /* TIE=0,RIE=0,TE=1,RE=1 */
117# define SCI_ONLY
118# define H8300_SCI_DR(ch) *(volatile char *)(P1DR + h8300_sci_pins[ch].port)
119#elif defined(CONFIG_H8S2678)
1da177e4
LT		 120# define SCSCR_INIT(port) 0x30 /* TIE=0,RIE=0,TE=1,RE=1 */
121# define SCI_ONLY
122# define H8300_SCI_DR(ch) *(volatile char *)(P1DR + h8300_sci_pins[ch].port)
7d740a06
YS		 123#elif defined(CONFIG_CPU_SUBTYPE_SH7763)
124# define SCSPTR0 0xffe00024 /* 16 bit SCIF */
125# define SCSPTR1 0xffe08024 /* 16 bit SCIF */
c63847a3 126# define SCSPTR2 0xffe10020 /* 16 bit SCIF/IRDA */
7d740a06 127# define SCIF_ORER 0x0001 /* overrun error bit */
c63847a3 128# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
7d740a06 129# define SCIF_ONLY
b7a76e4b
PM		 130#elif defined(CONFIG_CPU_SUBTYPE_SH7770)
131# define SCSPTR0 0xff923020 /* 16 bit SCIF */
132# define SCSPTR1 0xff924020 /* 16 bit SCIF */
133# define SCSPTR2 0xff925020 /* 16 bit SCIF */
134# define SCIF_ORER 0x0001 /* overrun error bit */
135# define SCSCR_INIT(port) 0x3c /* TIE=0,RIE=0,TE=1,RE=1,REIE=1,cke=2 */
136# define SCIF_ONLY
137#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
138# define SCSPTR0 0xffe00024 /* 16 bit SCIF */
139# define SCSPTR1 0xffe10024 /* 16 bit SCIF */
e108b2ca 140# define SCIF_ORER 0x0001 /* Overrun error bit */
b7a76e4b
PM		 141# define SCSCR_INIT(port) 0x3a /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
142# define SCIF_ONLY
32351a28
PM		 143#elif defined(CONFIG_CPU_SUBTYPE_SH7785)
144# define SCSPTR0 0xffea0024 /* 16 bit SCIF */
145# define SCSPTR1 0xffeb0024 /* 16 bit SCIF */
146# define SCSPTR2 0xffec0024 /* 16 bit SCIF */
147# define SCSPTR3 0xffed0024 /* 16 bit SCIF */
148# define SCSPTR4 0xffee0024 /* 16 bit SCIF */
149# define SCSPTR5 0xffef0024 /* 16 bit SCIF */
150# define SCIF_OPER 0x0001 /* Overrun error bit */
151# define SCSCR_INIT(port) 0x3a /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
152# define SCIF_ONLY
6d01f510 153#elif defined(CONFIG_CPU_SUBTYPE_SH7203) || \
a8f67f4b
PM		 154 defined(CONFIG_CPU_SUBTYPE_SH7206) || \
155 defined(CONFIG_CPU_SUBTYPE_SH7263)
9d4436a6
YS		 156# define SCSPTR0 0xfffe8020 /* 16 bit SCIF */
157# define SCSPTR1 0xfffe8820 /* 16 bit SCIF */
158# define SCSPTR2 0xfffe9020 /* 16 bit SCIF */
159# define SCSPTR3 0xfffe9820 /* 16 bit SCIF */
160# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
161# define SCIF_ONLY
162#elif defined(CONFIG_CPU_SUBTYPE_SH7619)
163# define SCSPTR0 0xf8400020 /* 16 bit SCIF */
164# define SCSPTR1 0xf8410020 /* 16 bit SCIF */
165# define SCSPTR2 0xf8420020 /* 16 bit SCIF */
166# define SCIF_ORER 0x0001 /* overrun error bit */
167# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
168# define SCIF_ONLY
2b1bd1ac
PM		 169#elif defined(CONFIG_CPU_SUBTYPE_SHX3)
170# define SCSPTR0 0xffc30020 /* 16 bit SCIF */
171# define SCSPTR1 0xffc40020 /* 16 bit SCIF */
172# define SCSPTR2 0xffc50020 /* 16 bit SCIF */
173# define SCSPTR3 0xffc60020 /* 16 bit SCIF */
174# define SCIF_ORER 0x0001 /* Overrun error bit */
175# define SCSCR_INIT(port) 0x38 /* TIE=0,RIE=0,TE=1,RE=1,REIE=1 */
176# define SCIF_ONLY
1da177e4
LT		 177#else
178# error CPU subtype not defined
179#endif
180
181/* SCSCR */
182#define SCI_CTRL_FLAGS_TIE 0x80 /* all */
183#define SCI_CTRL_FLAGS_RIE 0x40 /* all */
184#define SCI_CTRL_FLAGS_TE 0x20 /* all */
185#define SCI_CTRL_FLAGS_RE 0x10 /* all */
05627486
PM		 186#if defined(CONFIG_CPU_SUBTYPE_SH7750) || \
187 defined(CONFIG_CPU_SUBTYPE_SH7091) || \
188 defined(CONFIG_CPU_SUBTYPE_SH7750R) || \
189 defined(CONFIG_CPU_SUBTYPE_SH7750S) || \
190 defined(CONFIG_CPU_SUBTYPE_SH7751) || \
191 defined(CONFIG_CPU_SUBTYPE_SH7751R) || \
c63847a3 192 defined(CONFIG_CPU_SUBTYPE_SH7763) || \
05627486 193 defined(CONFIG_CPU_SUBTYPE_SH7780) || \
2b1bd1ac
PM		 194 defined(CONFIG_CPU_SUBTYPE_SH7785) || \
195 defined(CONFIG_CPU_SUBTYPE_SHX3)
1da177e4
LT		 196#define SCI_CTRL_FLAGS_REIE 0x08 /* 7750 SCIF */
197#else
198#define SCI_CTRL_FLAGS_REIE 0
199#endif
200/* SCI_CTRL_FLAGS_MPIE 0x08 * 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
201/* SCI_CTRL_FLAGS_TEIE 0x04 * 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
202/* SCI_CTRL_FLAGS_CKE1 0x02 * all */
203/* SCI_CTRL_FLAGS_CKE0 0x01 * 7707 SCI/SCIF, 7708 SCI, 7709 SCI/SCIF, 7750 SCI */
204
205/* SCxSR SCI */
206#define SCI_TDRE 0x80 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
207#define SCI_RDRF 0x40 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
208#define SCI_ORER 0x20 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
209#define SCI_FER 0x10 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
210#define SCI_PER 0x08 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
211#define SCI_TEND 0x04 /* 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
212/* SCI_MPB 0x02 * 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
213/* SCI_MPBT 0x01 * 7707 SCI, 7708 SCI, 7709 SCI, 7750 SCI */
214
215#define SCI_ERRORS ( SCI_PER | SCI_FER | SCI_ORER)
216
217/* SCxSR SCIF */
218#define SCIF_ER 0x0080 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
219#define SCIF_TEND 0x0040 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
220#define SCIF_TDFE 0x0020 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
221#define SCIF_BRK 0x0010 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
222#define SCIF_FER 0x0008 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
223#define SCIF_PER 0x0004 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
224#define SCIF_RDF 0x0002 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
225#define SCIF_DR 0x0001 /* 7705 SCIF, 7707 SCIF, 7709 SCIF, 7750 SCIF */
226
3ea6bc3d 227#if defined(CONFIG_CPU_SUBTYPE_SH7705) || \
31a49c4b
YS		 228 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
229 defined(CONFIG_CPU_SUBTYPE_SH7721)
c63847a3
NI		 230# define SCIF_ORER 0x0200
231# define SCIF_ERRORS ( SCIF_PER | SCIF_FER | SCIF_ER | SCIF_BRK | SCIF_ORER)
232# define SCIF_RFDC_MASK 0x007f
233# define SCIF_TXROOM_MAX 64
234#elif defined(CONFIG_CPU_SUBTYPE_SH7763)
235# define SCIF_ERRORS ( SCIF_PER | SCIF_FER | SCIF_ER | SCIF_BRK )
236# define SCIF_RFDC_MASK 0x007f
237# define SCIF_TXROOM_MAX 64
238/* SH7763 SCIF2 support */
239# define SCIF2_RFDC_MASK 0x001f
240# define SCIF2_TXROOM_MAX 16
1da177e4 241#else
c63847a3
NI		 242# define SCIF_ERRORS ( SCIF_PER | SCIF_FER | SCIF_ER | SCIF_BRK)
243# define SCIF_RFDC_MASK 0x001f
244# define SCIF_TXROOM_MAX 16
1da177e4
LT		 245#endif
246
247#if defined(SCI_ONLY)
248# define SCxSR_TEND(port) SCI_TEND
249# define SCxSR_ERRORS(port) SCI_ERRORS
250# define SCxSR_RDxF(port) SCI_RDRF
251# define SCxSR_TDxE(port) SCI_TDRE
252# define SCxSR_ORER(port) SCI_ORER
253# define SCxSR_FER(port) SCI_FER
254# define SCxSR_PER(port) SCI_PER
255# define SCxSR_BRK(port) 0x00
256# define SCxSR_RDxF_CLEAR(port) 0xbc
257# define SCxSR_ERROR_CLEAR(port) 0xc4
258# define SCxSR_TDxE_CLEAR(port) 0x78
b7a76e4b 259# define SCxSR_BREAK_CLEAR(port) 0xc4
1da177e4
LT		 260#elif defined(SCIF_ONLY)
261# define SCxSR_TEND(port) SCIF_TEND
262# define SCxSR_ERRORS(port) SCIF_ERRORS
263# define SCxSR_RDxF(port) SCIF_RDF
264# define SCxSR_TDxE(port) SCIF_TDFE
d89ddd1c 265#if defined(CONFIG_CPU_SUBTYPE_SH7705)
1da177e4
LT		 266# define SCxSR_ORER(port) SCIF_ORER
267#else
268# define SCxSR_ORER(port) 0x0000
269#endif
270# define SCxSR_FER(port) SCIF_FER
271# define SCxSR_PER(port) SCIF_PER
272# define SCxSR_BRK(port) SCIF_BRK
3ea6bc3d 273#if defined(CONFIG_CPU_SUBTYPE_SH7705) || \
31a49c4b
YS		 274 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
275 defined(CONFIG_CPU_SUBTYPE_SH7721)
1da177e4
LT		 276# define SCxSR_RDxF_CLEAR(port) (sci_in(port,SCxSR)&0xfffc)
277# define SCxSR_ERROR_CLEAR(port) (sci_in(port,SCxSR)&0xfd73)
278# define SCxSR_TDxE_CLEAR(port) (sci_in(port,SCxSR)&0xffdf)
279# define SCxSR_BREAK_CLEAR(port) (sci_in(port,SCxSR)&0xffe3)
280#else
d89ddd1c 281/* SH7705 can also use this, clearing is same between 7705 and 7709 */
1da177e4
LT		 282# define SCxSR_RDxF_CLEAR(port) 0x00fc
283# define SCxSR_ERROR_CLEAR(port) 0x0073
284# define SCxSR_TDxE_CLEAR(port) 0x00df
b7a76e4b 285# define SCxSR_BREAK_CLEAR(port) 0x00e3
1da177e4
LT		 286#endif
287#else
288# define SCxSR_TEND(port) (((port)->type == PORT_SCI) ? SCI_TEND : SCIF_TEND)
289# define SCxSR_ERRORS(port) (((port)->type == PORT_SCI) ? SCI_ERRORS : SCIF_ERRORS)
290# define SCxSR_RDxF(port) (((port)->type == PORT_SCI) ? SCI_RDRF : SCIF_RDF)
291# define SCxSR_TDxE(port) (((port)->type == PORT_SCI) ? SCI_TDRE : SCIF_TDFE)
292# define SCxSR_ORER(port) (((port)->type == PORT_SCI) ? SCI_ORER : 0x0000)
293# define SCxSR_FER(port) (((port)->type == PORT_SCI) ? SCI_FER : SCIF_FER)
294# define SCxSR_PER(port) (((port)->type == PORT_SCI) ? SCI_PER : SCIF_PER)
295# define SCxSR_BRK(port) (((port)->type == PORT_SCI) ? 0x00 : SCIF_BRK)
296# define SCxSR_RDxF_CLEAR(port) (((port)->type == PORT_SCI) ? 0xbc : 0x00fc)
297# define SCxSR_ERROR_CLEAR(port) (((port)->type == PORT_SCI) ? 0xc4 : 0x0073)
298# define SCxSR_TDxE_CLEAR(port) (((port)->type == PORT_SCI) ? 0x78 : 0x00df)
299# define SCxSR_BREAK_CLEAR(port) (((port)->type == PORT_SCI) ? 0xc4 : 0x00e3)
300#endif
301
302/* SCFCR */
303#define SCFCR_RFRST 0x0002
304#define SCFCR_TFRST 0x0004
305#define SCFCR_TCRST 0x4000
306#define SCFCR_MCE 0x0008
307
308#define SCI_MAJOR 204
309#define SCI_MINOR_START 8
310
311/* Generic serial flags */
312#define SCI_RX_THROTTLE 0x0000001
313
314#define SCI_MAGIC 0xbabeface
315
316/*
317 * Events are used to schedule things to happen at timer-interrupt
318 * time, instead of at rs interrupt time.
319 */
320#define SCI_EVENT_WRITE_WAKEUP 0
321
1da177e4
LT		 322#define SCI_IN(size, offset) \
323 unsigned int addr = port->mapbase + (offset); \
b7a76e4b 324 if ((size) == 8) { \
1da177e4 325 return ctrl_inb(addr); \
b7a76e4b 326 } else { \
1da177e4
LT		 327 return ctrl_inw(addr); \
328 }
329#define SCI_OUT(size, offset, value) \
330 unsigned int addr = port->mapbase + (offset); \
b7a76e4b 331 if ((size) == 8) { \
1da177e4 332 ctrl_outb(value, addr); \
3d2c2f3e 333 } else if ((size) == 16) { \
1da177e4
LT		 334 ctrl_outw(value, addr); \
335 }
336
337#define CPU_SCIx_FNS(name, sci_offset, sci_size, scif_offset, scif_size)\
338 static inline unsigned int sci_##name##_in(struct uart_port *port) \
339 { \
b7a76e4b 340 if (port->type == PORT_SCI) { \
1da177e4
LT		 341 SCI_IN(sci_size, sci_offset) \
342 } else { \
b7a76e4b 343 SCI_IN(scif_size, scif_offset); \
1da177e4
LT		 344 } \
345 } \
346 static inline void sci_##name##_out(struct uart_port *port, unsigned int value) \
347 { \
348 if (port->type == PORT_SCI) { \
349 SCI_OUT(sci_size, sci_offset, value) \
350 } else { \
351 SCI_OUT(scif_size, scif_offset, value); \
352 } \
353 }
354
355#define CPU_SCIF_FNS(name, scif_offset, scif_size) \
356 static inline unsigned int sci_##name##_in(struct uart_port *port) \
357 { \
b7a76e4b 358 SCI_IN(scif_size, scif_offset); \
1da177e4
LT		 359 } \
360 static inline void sci_##name##_out(struct uart_port *port, unsigned int value) \
361 { \
362 SCI_OUT(scif_size, scif_offset, value); \
363 }
364
365#define CPU_SCI_FNS(name, sci_offset, sci_size) \
366 static inline unsigned int sci_##name##_in(struct uart_port* port) \
367 { \
b7a76e4b 368 SCI_IN(sci_size, sci_offset); \
1da177e4
LT		 369 } \
370 static inline void sci_##name##_out(struct uart_port* port, unsigned int value) \
371 { \
372 SCI_OUT(sci_size, sci_offset, value); \
373 }
374
375#ifdef CONFIG_CPU_SH3
9465a54f
NI		 376#if defined(CONFIG_CPU_SUBTYPE_SH7710) || defined(CONFIG_CPU_SUBTYPE_SH7712)
377#define SCIx_FNS(name, sh3_sci_offset, sh3_sci_size, sh4_sci_offset, sh4_sci_size, \
378 sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size, \
379 h8_sci_offset, h8_sci_size) \
380 CPU_SCIx_FNS(name, sh4_sci_offset, sh4_sci_size, sh4_scif_offset, sh4_scif_size)
381#define SCIF_FNS(name, sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size) \
382 CPU_SCIF_FNS(name, sh4_scif_offset, sh4_scif_size)
3ea6bc3d 383#elif defined(CONFIG_CPU_SUBTYPE_SH7705) || \
31a49c4b
YS		 384 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
385 defined(CONFIG_CPU_SUBTYPE_SH7721)
1da177e4
LT		 386#define SCIF_FNS(name, scif_offset, scif_size) \
387 CPU_SCIF_FNS(name, scif_offset, scif_size)
388#else
389#define SCIx_FNS(name, sh3_sci_offset, sh3_sci_size, sh4_sci_offset, sh4_sci_size, \
390 sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size, \
391 h8_sci_offset, h8_sci_size) \
392 CPU_SCIx_FNS(name, sh3_sci_offset, sh3_sci_size, sh3_scif_offset, sh3_scif_size)
393#define SCIF_FNS(name, sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size) \
394 CPU_SCIF_FNS(name, sh3_scif_offset, sh3_scif_size)
395#endif
396#elif defined(__H8300H__) || defined(__H8300S__)
397#define SCIx_FNS(name, sh3_sci_offset, sh3_sci_size, sh4_sci_offset, sh4_sci_size, \
398 sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size, \
399 h8_sci_offset, h8_sci_size) \
400 CPU_SCI_FNS(name, h8_sci_offset, h8_sci_size)
401#define SCIF_FNS(name, sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size)
178dd0cd
PM		 402#elif defined(CONFIG_CPU_SUBTYPE_SH7723)
403 #define SCIx_FNS(name, sh4_scifa_offset, sh4_scifa_size, sh4_scif_offset, sh4_scif_size) \
404 CPU_SCIx_FNS(name, sh4_scifa_offset, sh4_scifa_size, sh4_scif_offset, sh4_scif_size)
405 #define SCIF_FNS(name, sh4_scif_offset, sh4_scif_size) \
406 CPU_SCIF_FNS(name, sh4_scif_offset, sh4_scif_size)
1da177e4
LT		 407#else
408#define SCIx_FNS(name, sh3_sci_offset, sh3_sci_size, sh4_sci_offset, sh4_sci_size, \
409 sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size, \
410 h8_sci_offset, h8_sci_size) \
411 CPU_SCIx_FNS(name, sh4_sci_offset, sh4_sci_size, sh4_scif_offset, sh4_scif_size)
412#define SCIF_FNS(name, sh3_scif_offset, sh3_scif_size, sh4_scif_offset, sh4_scif_size) \
413 CPU_SCIF_FNS(name, sh4_scif_offset, sh4_scif_size)
414#endif
415
3ea6bc3d 416#if defined(CONFIG_CPU_SUBTYPE_SH7705) || \
31a49c4b
YS		 417 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
418 defined(CONFIG_CPU_SUBTYPE_SH7721)
9465a54f 419
1da177e4
LT		 420SCIF_FNS(SCSMR, 0x00, 16)
421SCIF_FNS(SCBRR, 0x04, 8)
422SCIF_FNS(SCSCR, 0x08, 16)
423SCIF_FNS(SCTDSR, 0x0c, 8)
424SCIF_FNS(SCFER, 0x10, 16)
425SCIF_FNS(SCxSR, 0x14, 16)
426SCIF_FNS(SCFCR, 0x18, 16)
427SCIF_FNS(SCFDR, 0x1c, 16)
428SCIF_FNS(SCxTDR, 0x20, 8)
429SCIF_FNS(SCxRDR, 0x24, 8)
430SCIF_FNS(SCLSR, 0x24, 16)
178dd0cd
PM		 431#elif defined(CONFIG_CPU_SUBTYPE_SH7723)
432SCIx_FNS(SCSMR, 0x00, 16, 0x00, 16)
433SCIx_FNS(SCBRR, 0x04, 8, 0x04, 8)
434SCIx_FNS(SCSCR, 0x08, 16, 0x08, 16)
435SCIx_FNS(SCxTDR, 0x20, 8, 0x0c, 8)
436SCIx_FNS(SCxSR, 0x14, 16, 0x10, 16)
437SCIx_FNS(SCxRDR, 0x24, 8, 0x14, 8)
438SCIF_FNS(SCTDSR, 0x0c, 8)
439SCIF_FNS(SCFER, 0x10, 16)
440SCIF_FNS(SCFCR, 0x18, 16)
441SCIF_FNS(SCFDR, 0x1c, 16)
442SCIF_FNS(SCLSR, 0x24, 16)
1da177e4
LT		 443#else
444/* reg SCI/SH3 SCI/SH4 SCIF/SH3 SCIF/SH4 SCI/H8*/
445/* name off sz off sz off sz off sz off sz*/
446SCIx_FNS(SCSMR, 0x00, 8, 0x00, 8, 0x00, 8, 0x00, 16, 0x00, 8)
447SCIx_FNS(SCBRR, 0x02, 8, 0x04, 8, 0x02, 8, 0x04, 8, 0x01, 8)
448SCIx_FNS(SCSCR, 0x04, 8, 0x08, 8, 0x04, 8, 0x08, 16, 0x02, 8)
449SCIx_FNS(SCxTDR, 0x06, 8, 0x0c, 8, 0x06, 8, 0x0C, 8, 0x03, 8)
450SCIx_FNS(SCxSR, 0x08, 8, 0x10, 8, 0x08, 16, 0x10, 16, 0x04, 8)
451SCIx_FNS(SCxRDR, 0x0a, 8, 0x14, 8, 0x0A, 8, 0x14, 8, 0x05, 8)
452SCIF_FNS(SCFCR, 0x0c, 8, 0x18, 16)
32351a28
PM		 453#if defined(CONFIG_CPU_SUBTYPE_SH7760) || \
454 defined(CONFIG_CPU_SUBTYPE_SH7780) || \
455 defined(CONFIG_CPU_SUBTYPE_SH7785)
c2697968 456SCIF_FNS(SCFDR, 0x0e, 16, 0x1C, 16)
b7a76e4b
PM		 457SCIF_FNS(SCTFDR, 0x0e, 16, 0x1C, 16)
458SCIF_FNS(SCRFDR, 0x0e, 16, 0x20, 16)
459SCIF_FNS(SCSPTR, 0, 0, 0x24, 16)
460SCIF_FNS(SCLSR, 0, 0, 0x28, 16)
c2697968 461#elif defined(CONFIG_CPU_SUBTYPE_SH7763)
c63847a3
NI		 462SCIF_FNS(SCFDR, 0, 0, 0x1C, 16)
463SCIF_FNS(SCSPTR2, 0, 0, 0x20, 16)
c2697968
PM		 464SCIF_FNS(SCLSR2, 0, 0, 0x24, 16)
465SCIF_FNS(SCTFDR, 0x0e, 16, 0x1C, 16)
466SCIF_FNS(SCRFDR, 0x0e, 16, 0x20, 16)
467SCIF_FNS(SCSPTR, 0, 0, 0x24, 16)
468SCIF_FNS(SCLSR, 0, 0, 0x28, 16)
b7a76e4b 469#else
1da177e4 470SCIF_FNS(SCFDR, 0x0e, 16, 0x1C, 16)
9b4e466f
MD		 471#if defined(CONFIG_CPU_SUBTYPE_SH7722)
472SCIF_FNS(SCSPTR, 0, 0, 0, 0)
473#else
1da177e4 474SCIF_FNS(SCSPTR, 0, 0, 0x20, 16)
9b4e466f 475#endif
1da177e4
LT		 476SCIF_FNS(SCLSR, 0, 0, 0x24, 16)
477#endif
b7a76e4b 478#endif
1da177e4
LT		 479#define sci_in(port, reg) sci_##reg##_in(port)
480#define sci_out(port, reg, value) sci_##reg##_out(port, value)
481
482/* H8/300 series SCI pins assignment */
483#if defined(__H8300H__) || defined(__H8300S__)
484static const struct __attribute__((packed)) {
485 int port; /* GPIO port no */
486 unsigned short rx,tx; /* GPIO bit no */
487} h8300_sci_pins[] = {
488#if defined(CONFIG_H83007) || defined(CONFIG_H83068)
489 { /* SCI0 */
490 .port = H8300_GPIO_P9,
491 .rx = H8300_GPIO_B2,
492 .tx = H8300_GPIO_B0,
493 },
494 { /* SCI1 */
495 .port = H8300_GPIO_P9,
496 .rx = H8300_GPIO_B3,
497 .tx = H8300_GPIO_B1,
498 },
499 { /* SCI2 */
500 .port = H8300_GPIO_PB,
501 .rx = H8300_GPIO_B7,
502 .tx = H8300_GPIO_B6,
503 }
504#elif defined(CONFIG_H8S2678)
505 { /* SCI0 */
506 .port = H8300_GPIO_P3,
507 .rx = H8300_GPIO_B2,
508 .tx = H8300_GPIO_B0,
509 },
510 { /* SCI1 */
511 .port = H8300_GPIO_P3,
512 .rx = H8300_GPIO_B3,
513 .tx = H8300_GPIO_B1,
514 },
515 { /* SCI2 */
516 .port = H8300_GPIO_P5,
517 .rx = H8300_GPIO_B1,
518 .tx = H8300_GPIO_B0,
519 }
520#endif
521};
522#endif
523
0fbde950
MD		 524#if defined(CONFIG_CPU_SUBTYPE_SH7706) || \
525 defined(CONFIG_CPU_SUBTYPE_SH7707) || \
526 defined(CONFIG_CPU_SUBTYPE_SH7708) || \
527 defined(CONFIG_CPU_SUBTYPE_SH7709)
1da177e4
LT		 528static inline int sci_rxd_in(struct uart_port *port)
529{
530 if (port->mapbase == 0xfffffe80)
531 return ctrl_inb(SCPDR)&0x01 ? 1 : 0; /* SCI */
532 if (port->mapbase == 0xa4000150)
533 return ctrl_inb(SCPDR)&0x10 ? 1 : 0; /* SCIF */
534 if (port->mapbase == 0xa4000140)
535 return ctrl_inb(SCPDR)&0x04 ? 1 : 0; /* IRDA */
536 return 1;
537}
538#elif defined(CONFIG_CPU_SUBTYPE_SH7705)
539static inline int sci_rxd_in(struct uart_port *port)
540{
541 if (port->mapbase == SCIF0)
542 return ctrl_inb(SCPDR)&0x04 ? 1 : 0; /* IRDA */
543 if (port->mapbase == SCIF2)
544 return ctrl_inb(SCPDR)&0x10 ? 1 : 0; /* SCIF */
545 return 1;
546}
9465a54f 547#elif defined(CONFIG_CPU_SUBTYPE_SH7710) || defined(CONFIG_CPU_SUBTYPE_SH7712)
e108b2ca
PM		 548static inline int sci_rxd_in(struct uart_port *port)
549{
9465a54f
NI		 550 return sci_in(port,SCxSR)&0x0010 ? 1 : 0;
551}
552static inline void set_sh771x_scif_pfc(struct uart_port *port)
553{
554 if (port->mapbase == 0xA4400000){
555 ctrl_outw(ctrl_inw(PACR)&0xffc0,PACR);
556 ctrl_outw(ctrl_inw(PBCR)&0x0fff,PBCR);
557 return;
558 }
559 if (port->mapbase == 0xA4410000){
560 ctrl_outw(ctrl_inw(PBCR)&0xf003,PBCR);
561 return;
562 }
e108b2ca 563}
31a49c4b
YS		 564#elif defined(CONFIG_CPU_SUBTYPE_SH7720) || \
565 defined(CONFIG_CPU_SUBTYPE_SH7721)
3ea6bc3d
MB		 566static inline int sci_rxd_in(struct uart_port *port)
567{
568 if (port->mapbase == 0xa4430000)
569 return sci_in(port, SCxSR) & 0x0003 ? 1 : 0;
570 else if (port->mapbase == 0xa4438000)
571 return sci_in(port, SCxSR) & 0x0003 ? 1 : 0;
572 return 1;
573}
05627486
PM		 574#elif defined(CONFIG_CPU_SUBTYPE_SH7750) || \
575 defined(CONFIG_CPU_SUBTYPE_SH7751) || \
576 defined(CONFIG_CPU_SUBTYPE_SH7751R) || \
577 defined(CONFIG_CPU_SUBTYPE_SH7750R) || \
578 defined(CONFIG_CPU_SUBTYPE_SH7750S) || \
579 defined(CONFIG_CPU_SUBTYPE_SH7091) || \
1da177e4
LT		 580 defined(CONFIG_CPU_SUBTYPE_SH4_202)
581static inline int sci_rxd_in(struct uart_port *port)
582{
583#ifndef SCIF_ONLY
584 if (port->mapbase == 0xffe00000)
585 return ctrl_inb(SCSPTR1)&0x01 ? 1 : 0; /* SCI */
586#endif
587#ifndef SCI_ONLY
588 if (port->mapbase == 0xffe80000)
589 return ctrl_inw(SCSPTR2)&0x0001 ? 1 : 0; /* SCIF */
590#endif
591 return 1;
592}
593#elif defined(CONFIG_CPU_SUBTYPE_SH7760)
594static inline int sci_rxd_in(struct uart_port *port)
595{
596 if (port->mapbase == 0xfe600000)
597 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
598 if (port->mapbase == 0xfe610000)
599 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
600 if (port->mapbase == 0xfe620000)
601 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
31388750 602 return 1;
1da177e4 603}
e108b2ca
PM		 604#elif defined(CONFIG_CPU_SUBTYPE_SH7343)
605static inline int sci_rxd_in(struct uart_port *port)
606{
607 if (port->mapbase == 0xffe00000)
608 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
609 if (port->mapbase == 0xffe10000)
610 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
611 if (port->mapbase == 0xffe20000)
612 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
613 if (port->mapbase == 0xffe30000)
614 return ctrl_inw(SCSPTR3) & 0x0001 ? 1 : 0; /* SCIF */
615 return 1;
616}
346b7463 617#elif defined(CONFIG_CPU_SUBTYPE_SH7366)
41504c39
PM		 618static inline int sci_rxd_in(struct uart_port *port)
619{
620 if (port->mapbase == 0xffe00000)
621 return ctrl_inb(SCPDR0) & 0x0001 ? 1 : 0; /* SCIF0 */
622 return 1;
623}
346b7463
MD		 624#elif defined(CONFIG_CPU_SUBTYPE_SH7722)
625static inline int sci_rxd_in(struct uart_port *port)
626{
627 if (port->mapbase == 0xffe00000)
628 return ctrl_inb(PSDR) & 0x02 ? 1 : 0; /* SCIF0 */
629 if (port->mapbase == 0xffe10000)
630 return ctrl_inb(PADR) & 0x40 ? 1 : 0; /* SCIF1 */
631 if (port->mapbase == 0xffe20000)
632 return ctrl_inb(PWDR) & 0x04 ? 1 : 0; /* SCIF2 */
633
634 return 1;
635}
178dd0cd
PM		 636#elif defined(CONFIG_CPU_SUBTYPE_SH7723)
637static inline int sci_rxd_in(struct uart_port *port)
638{
639 if (port->mapbase == 0xffe00000)
640 return ctrl_inb(SCSPTR0) & 0x0008 ? 1 : 0; /* SCIF0 */
641 if (port->mapbase == 0xffe10000)
642 return ctrl_inb(SCSPTR1) & 0x0020 ? 1 : 0; /* SCIF1 */
643 if (port->mapbase == 0xffe20000)
644 return ctrl_inb(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF2 */
645 if (port->mapbase == 0xa4e30000)
646 return ctrl_inb(SCSPTR3) & 0x0001 ? 1 : 0; /* SCIF3 */
647 if (port->mapbase == 0xa4e40000)
648 return ctrl_inb(SCSPTR4) & 0x0001 ? 1 : 0; /* SCIF4 */
649 if (port->mapbase == 0xa4e50000)
650 return ctrl_inb(SCSPTR5) & 0x0008 ? 1 : 0; /* SCIF5 */
651 return 1;
652}
1da177e4
LT		 653#elif defined(CONFIG_CPU_SUBTYPE_SH5_101) || defined(CONFIG_CPU_SUBTYPE_SH5_103)
654static inline int sci_rxd_in(struct uart_port *port)
655{
656 return sci_in(port, SCSPTR)&0x0001 ? 1 : 0; /* SCIF */
657}
658#elif defined(__H8300H__) || defined(__H8300S__)
659static inline int sci_rxd_in(struct uart_port *port)
660{
661 int ch = (port->mapbase - SMR0) >> 3;
662 return (H8300_SCI_DR(ch) & h8300_sci_pins[ch].rx) ? 1 : 0;
663}
7d740a06
YS		 664#elif defined(CONFIG_CPU_SUBTYPE_SH7763)
665static inline int sci_rxd_in(struct uart_port *port)
666{
667 if (port->mapbase == 0xffe00000)
668 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
669 if (port->mapbase == 0xffe08000)
670 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
c63847a3
NI		 671 if (port->mapbase == 0xffe10000)
672 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF/IRDA */
673
7d740a06
YS		 674 return 1;
675}
b7a76e4b
PM		 676#elif defined(CONFIG_CPU_SUBTYPE_SH7770)
677static inline int sci_rxd_in(struct uart_port *port)
678{
679 if (port->mapbase == 0xff923000)
680 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
681 if (port->mapbase == 0xff924000)
682 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
683 if (port->mapbase == 0xff925000)
684 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
31388750 685 return 1;
b7a76e4b
PM		 686}
687#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
688static inline int sci_rxd_in(struct uart_port *port)
689{
690 if (port->mapbase == 0xffe00000)
691 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
692 if (port->mapbase == 0xffe10000)
693 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
31388750 694 return 1;
b7a76e4b 695}
32351a28
PM		 696#elif defined(CONFIG_CPU_SUBTYPE_SH7785)
697static inline int sci_rxd_in(struct uart_port *port)
698{
699 if (port->mapbase == 0xffea0000)
700 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
701 if (port->mapbase == 0xffeb0000)
702 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
703 if (port->mapbase == 0xffec0000)
704 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
705 if (port->mapbase == 0xffed0000)
706 return ctrl_inw(SCSPTR3) & 0x0001 ? 1 : 0; /* SCIF */
707 if (port->mapbase == 0xffee0000)
708 return ctrl_inw(SCSPTR4) & 0x0001 ? 1 : 0; /* SCIF */
709 if (port->mapbase == 0xffef0000)
710 return ctrl_inw(SCSPTR5) & 0x0001 ? 1 : 0; /* SCIF */
711 return 1;
712}
6d01f510 713#elif defined(CONFIG_CPU_SUBTYPE_SH7203) || \
a8f67f4b
PM		 714 defined(CONFIG_CPU_SUBTYPE_SH7206) || \
715 defined(CONFIG_CPU_SUBTYPE_SH7263)
9d4436a6
YS		 716static inline int sci_rxd_in(struct uart_port *port)
717{
718 if (port->mapbase == 0xfffe8000)
719 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
720 if (port->mapbase == 0xfffe8800)
721 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
722 if (port->mapbase == 0xfffe9000)
723 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
724 if (port->mapbase == 0xfffe9800)
725 return ctrl_inw(SCSPTR3) & 0x0001 ? 1 : 0; /* SCIF */
31388750 726 return 1;
9d4436a6
YS		 727}
728#elif defined(CONFIG_CPU_SUBTYPE_SH7619)
729static inline int sci_rxd_in(struct uart_port *port)
730{
731 if (port->mapbase == 0xf8400000)
732 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
733 if (port->mapbase == 0xf8410000)
734 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
735 if (port->mapbase == 0xf8420000)
736 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
31388750 737 return 1;
9d4436a6 738}
2b1bd1ac
PM		 739#elif defined(CONFIG_CPU_SUBTYPE_SHX3)
740static inline int sci_rxd_in(struct uart_port *port)
741{
742 if (port->mapbase == 0xffc30000)
743 return ctrl_inw(SCSPTR0) & 0x0001 ? 1 : 0; /* SCIF */
744 if (port->mapbase == 0xffc40000)
745 return ctrl_inw(SCSPTR1) & 0x0001 ? 1 : 0; /* SCIF */
746 if (port->mapbase == 0xffc50000)
747 return ctrl_inw(SCSPTR2) & 0x0001 ? 1 : 0; /* SCIF */
748 if (port->mapbase == 0xffc60000)
749 return ctrl_inw(SCSPTR3) & 0x0001 ? 1 : 0; /* SCIF */
1760b7d7 750 return 1;
2b1bd1ac 751}
1da177e4
LT		 752#endif
753
754/*
755 * Values for the BitRate Register (SCBRR)
756 *
757 * The values are actually divisors for a frequency which can
758 * be internal to the SH3 (14.7456MHz) or derived from an external
759 * clock source. This driver assumes the internal clock is used;
760 * to support using an external clock source, config options or
761 * possibly command-line options would need to be added.
762 *
763 * Also, to support speeds below 2400 (why?) the lower 2 bits of
764 * the SCSMR register would also need to be set to non-zero values.
765 *
766 * -- Greg Banks 27Feb2000
767 *
768 * Answer: The SCBRR register is only eight bits, and the value in
769 * it gets larger with lower baud rates. At around 2400 (depending on
770 * the peripherial module clock) you run out of bits. However the
771 * lower two bits of SCSMR allow the module clock to be divided down,
772 * scaling the value which is needed in SCBRR.
773 *
774 * -- Stuart Menefy - 23 May 2000
775 *
776 * I meant, why would anyone bother with bitrates below 2400.
777 *
778 * -- Greg Banks - 7Jul2000
779 *
780 * You "speedist"! How will I use my 110bps ASR-33 teletype with paper
781 * tape reader as a console!
782 *
783 * -- Mitch Davis - 15 Jul 2000
784 */
785
c63847a3 786#if defined(CONFIG_CPU_SUBTYPE_SH7780) || \
32351a28 787 defined(CONFIG_CPU_SUBTYPE_SH7785)
b7a76e4b 788#define SCBRR_VALUE(bps, clk) ((clk+16*bps)/(16*bps)-1)
3ea6bc3d 789#elif defined(CONFIG_CPU_SUBTYPE_SH7705) || \
31a49c4b
YS		 790 defined(CONFIG_CPU_SUBTYPE_SH7720) || \
791 defined(CONFIG_CPU_SUBTYPE_SH7721)
b7a76e4b 792#define SCBRR_VALUE(bps, clk) (((clk*2)+16*bps)/(32*bps)-1)
178dd0cd
PM		 793#elif defined(CONFIG_CPU_SUBTYPE_SH7723)
794#define SCBRR_VALUE(bps, clk) (((clk*2)+16*bps)/(16*bps)-1)
b7a76e4b 795#elif defined(__H8300H__) || defined(__H8300S__)
1da177e4 796#define SCBRR_VALUE(bps) (((CONFIG_CPU_CLOCK*1000/32)/bps)-1)
b7a76e4b
PM		 797#elif defined(CONFIG_SUPERH64)
798#define SCBRR_VALUE(bps) ((current_cpu_data.module_clock+16*bps)/(32*bps)-1)
799#else /* Generic SH */
800#define SCBRR_VALUE(bps, clk) ((clk+16*bps)/(32*bps)-1)
1da177e4 801#endif
Linux 6.x block layer and io_uring tree(s)