projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
scsi: mpt3sas: Added support for nvme encapsulated request message.
[linux-2.6-block.git] / drivers / scsi / mpt3sas / mpt3sas_base.h
CommitLineData
f92363d1
SR		 1/*
2 * This is the Fusion MPT base driver providing common API layer interface
3 * for access to MPT (Message Passing Technology) firmware.
4 *
5 * This code is based on drivers/scsi/mpt3sas/mpt3sas_base.h
a4ffce0d 6 * Copyright (C) 2012-2014 LSI Corporation
a03bd153
SR		 7 * Copyright (C) 2013-2014 Avago Technologies
8 * (mailto: MPT-FusionLinux.pdl@avagotech.com)
f92363d1
SR		 9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version 2
13 * of the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * NO WARRANTY
21 * THE PROGRAM IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR
22 * CONDITIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED INCLUDING, WITHOUT
23 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
24 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
25 * solely responsible for determining the appropriateness of using and
26 * distributing the Program and assumes all risks associated with its
27 * exercise of rights under this Agreement, including but not limited to
28 * the risks and costs of program errors, damage to or loss of data,
29 * programs or equipment, and unavailability or interruption of operations.
30
31 * DISCLAIMER OF LIABILITY
32 * NEITHER RECIPIENT NOR ANY CONTRIBUTORS SHALL HAVE ANY LIABILITY FOR ANY
33 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
34 * DAMAGES (INCLUDING WITHOUT LIMITATION LOST PROFITS), HOWEVER CAUSED AND
35 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
36 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
37 * USE OR DISTRIBUTION OF THE PROGRAM OR THE EXERCISE OF ANY RIGHTS GRANTED
38 * HEREUNDER, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES
39
40 * You should have received a copy of the GNU General Public License
41 * along with this program; if not, write to the Free Software
42 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301,
43 * USA.
44 */
45
46#ifndef MPT3SAS_BASE_H_INCLUDED
47#define MPT3SAS_BASE_H_INCLUDED
48
49#include "mpi/mpi2_type.h"
50#include "mpi/mpi2.h"
51#include "mpi/mpi2_ioc.h"
52#include "mpi/mpi2_cnfg.h"
53#include "mpi/mpi2_init.h"
54#include "mpi/mpi2_raid.h"
55#include "mpi/mpi2_tool.h"
56#include "mpi/mpi2_sas.h"
016d5c35 57#include "mpi/mpi2_pci.h"
f92363d1
SR		 58
59#include <scsi/scsi.h>
60#include <scsi/scsi_cmnd.h>
61#include <scsi/scsi_device.h>
62#include <scsi/scsi_host.h>
63#include <scsi/scsi_tcq.h>
64#include <scsi/scsi_transport_sas.h>
65#include <scsi/scsi_dbg.h>
66#include <scsi/scsi_eh.h>
8a7e4c24
SR		 67#include <linux/pci.h>
68#include <linux/poll.h>
f92363d1
SR		 69
70#include "mpt3sas_debug.h"
71#include "mpt3sas_trigger_diag.h"
72
73/* driver versioning info */
74#define MPT3SAS_DRIVER_NAME "mpt3sas"
a03bd153 75#define MPT3SAS_AUTHOR "Avago Technologies <MPT-FusionLinux.pdl@avagotech.com>"
f92363d1 76#define MPT3SAS_DESCRIPTION "LSI MPT Fusion SAS 3.0 Device Driver"
09a50f43
SR		 77#define MPT3SAS_DRIVER_VERSION "16.100.00.00"
78#define MPT3SAS_MAJOR_VERSION 16
7cfa7696 79#define MPT3SAS_MINOR_VERSION 100
e9ce9c86 80#define MPT3SAS_BUILD_VERSION 0
f92363d1
SR		 81#define MPT3SAS_RELEASE_VERSION 00
82
d0c627af
SR		 83#define MPT2SAS_DRIVER_NAME "mpt2sas"
84#define MPT2SAS_DESCRIPTION "LSI MPT Fusion SAS 2.0 Device Driver"
85#define MPT2SAS_DRIVER_VERSION "20.102.00.00"
86#define MPT2SAS_MAJOR_VERSION 20
87#define MPT2SAS_MINOR_VERSION 102
88#define MPT2SAS_BUILD_VERSION 0
89#define MPT2SAS_RELEASE_VERSION 00
90
f92363d1
SR		 91/*
92 * Set MPT3SAS_SG_DEPTH value based on user input.
93 */
65e8617f 94#define MPT_MAX_PHYS_SEGMENTS SG_CHUNK_SIZE
8a7e4c24 95#define MPT_MIN_PHYS_SEGMENTS 16
06f5f976 96#define MPT_KDUMP_MIN_PHYS_SEGMENTS 32
8a7e4c24 97
f92363d1
SR		 98#ifdef CONFIG_SCSI_MPT3SAS_MAX_SGE
99#define MPT3SAS_SG_DEPTH CONFIG_SCSI_MPT3SAS_MAX_SGE
100#else
8a7e4c24 101#define MPT3SAS_SG_DEPTH MPT_MAX_PHYS_SEGMENTS
f92363d1
SR		 102#endif
103
8a7e4c24
SR		 104#ifdef CONFIG_SCSI_MPT2SAS_MAX_SGE
105#define MPT2SAS_SG_DEPTH CONFIG_SCSI_MPT2SAS_MAX_SGE
106#else
107#define MPT2SAS_SG_DEPTH MPT_MAX_PHYS_SEGMENTS
108#endif
f92363d1
SR		 109
110/*
111 * Generic Defines
112 */
113#define MPT3SAS_SATA_QUEUE_DEPTH 32
114#define MPT3SAS_SAS_QUEUE_DEPTH 254
115#define MPT3SAS_RAID_QUEUE_DEPTH 128
06f5f976 116#define MPT3SAS_KDUMP_SCSI_IO_DEPTH 200
f92363d1 117
6c197093 118#define MPT3SAS_RAID_MAX_SECTORS 8192
016d5c35 119#define MPT3SAS_HOST_PAGE_SIZE_4K 12
6c197093 120
f92363d1
SR		 121#define MPT_NAME_LENGTH 32 /* generic length of strings */
122#define MPT_STRING_LENGTH 64
123
124#define MPT_MAX_CALLBACKS 32
125
f92363d1 126#define INTERNAL_CMDS_COUNT 10 /* reserved cmds */
fd0331b3
SS		 127/* reserved for issuing internally framed scsi io cmds */
128#define INTERNAL_SCSIIO_CMDS_COUNT 3
f92363d1
SR		 129
130#define MPI3_HIM_MASK 0xFFFFFFFF /* mask every bit*/
131
132#define MPT3SAS_INVALID_DEVICE_HANDLE 0xFFFF
133
ebb3024e
SS		 134#define MAX_CHAIN_ELEMT_SZ 16
135#define DEFAULT_NUM_FWCHAIN_ELEMTS 8
136
016d5c35
SPS		 137/*
138 * NVMe defines
139 */
140#define NVME_PRP_SIZE 8 /* PRP size */
141#define NVME_CMD_PRP1_OFFSET 24 /* PRP1 offset in NVMe cmd */
142#define NVME_CMD_PRP2_OFFSET 32 /* PRP2 offset in NVMe cmd */
143#define NVME_ERROR_RESPONSE_SIZE 16 /* Max NVME Error Response */
144#define NVME_PRP_PAGE_SIZE 4096 /* Page size */
145
f92363d1
SR		 146/*
147 * reset phases
148 */
149#define MPT3_IOC_PRE_RESET 1 /* prior to host reset */
150#define MPT3_IOC_AFTER_RESET 2 /* just after host reset */
151#define MPT3_IOC_DONE_RESET 3 /* links re-initialized */
152
153/*
154 * logging format
155 */
156#define MPT3SAS_FMT "%s: "
157
7786ab6a
SR		 158/*
159 * WarpDrive Specific Log codes
160 */
161
162#define MPT2_WARPDRIVE_LOGENTRY (0x8002)
163#define MPT2_WARPDRIVE_LC_SSDT (0x41)
164#define MPT2_WARPDRIVE_LC_SSDLW (0x43)
165#define MPT2_WARPDRIVE_LC_SSDLF (0x44)
166#define MPT2_WARPDRIVE_LC_BRMF (0x4D)
167
f92363d1
SR		 168/*
169 * per target private data
170 */
171#define MPT_TARGET_FLAGS_RAID_COMPONENT 0x01
172#define MPT_TARGET_FLAGS_VOLUME 0x02
173#define MPT_TARGET_FLAGS_DELETED 0x04
174#define MPT_TARGET_FASTPATH_IO 0x08
d88e1eab 175#define MPT_TARGET_FLAGS_PCIE_DEVICE 0x10
f92363d1 176
42081173
SR		 177#define SAS2_PCI_DEVICE_B0_REVISION (0x01)
178#define SAS3_PCI_DEVICE_C0_REVISION (0x02)
179
1117b31a
SR		 180/*
181 * Intel HBA branding
182 */
989e43c7
SR		 183#define MPT2SAS_INTEL_RMS25JB080_BRANDING \
184 "Intel(R) Integrated RAID Module RMS25JB080"
185#define MPT2SAS_INTEL_RMS25JB040_BRANDING \
186 "Intel(R) Integrated RAID Module RMS25JB040"
187#define MPT2SAS_INTEL_RMS25KB080_BRANDING \
188 "Intel(R) Integrated RAID Module RMS25KB080"
189#define MPT2SAS_INTEL_RMS25KB040_BRANDING \
190 "Intel(R) Integrated RAID Module RMS25KB040"
191#define MPT2SAS_INTEL_RMS25LB040_BRANDING \
192 "Intel(R) Integrated RAID Module RMS25LB040"
193#define MPT2SAS_INTEL_RMS25LB080_BRANDING \
194 "Intel(R) Integrated RAID Module RMS25LB080"
195#define MPT2SAS_INTEL_RMS2LL080_BRANDING \
196 "Intel Integrated RAID Module RMS2LL080"
197#define MPT2SAS_INTEL_RMS2LL040_BRANDING \
198 "Intel Integrated RAID Module RMS2LL040"
199#define MPT2SAS_INTEL_RS25GB008_BRANDING \
200 "Intel(R) RAID Controller RS25GB008"
201#define MPT2SAS_INTEL_SSD910_BRANDING \
202 "Intel(R) SSD 910 Series"
203
1117b31a
SR		 204#define MPT3SAS_INTEL_RMS3JC080_BRANDING \
205 "Intel(R) Integrated RAID Module RMS3JC080"
206#define MPT3SAS_INTEL_RS3GC008_BRANDING \
207 "Intel(R) RAID Controller RS3GC008"
208#define MPT3SAS_INTEL_RS3FC044_BRANDING \
209 "Intel(R) RAID Controller RS3FC044"
210#define MPT3SAS_INTEL_RS3UC080_BRANDING \
211 "Intel(R) RAID Controller RS3UC080"
f92363d1 212
1117b31a
SR		 213/*
214 * Intel HBA SSDIDs
215 */
989e43c7
SR		 216#define MPT2SAS_INTEL_RMS25JB080_SSDID 0x3516
217#define MPT2SAS_INTEL_RMS25JB040_SSDID 0x3517
218#define MPT2SAS_INTEL_RMS25KB080_SSDID 0x3518
219#define MPT2SAS_INTEL_RMS25KB040_SSDID 0x3519
220#define MPT2SAS_INTEL_RMS25LB040_SSDID 0x351A
221#define MPT2SAS_INTEL_RMS25LB080_SSDID 0x351B
222#define MPT2SAS_INTEL_RMS2LL080_SSDID 0x350E
223#define MPT2SAS_INTEL_RMS2LL040_SSDID 0x350F
224#define MPT2SAS_INTEL_RS25GB008_SSDID 0x3000
225#define MPT2SAS_INTEL_SSD910_SSDID 0x3700
226
227#define MPT3SAS_INTEL_RMS3JC080_SSDID 0x3521
228#define MPT3SAS_INTEL_RS3GC008_SSDID 0x3522
229#define MPT3SAS_INTEL_RS3FC044_SSDID 0x3523
230#define MPT3SAS_INTEL_RS3UC080_SSDID 0x3524
f92363d1 231
fb84dfc4
SR		 232/*
233 * Dell HBA branding
234 */
989e43c7
SR		 235#define MPT2SAS_DELL_BRANDING_SIZE 32
236
237#define MPT2SAS_DELL_6GBPS_SAS_HBA_BRANDING "Dell 6Gbps SAS HBA"
238#define MPT2SAS_DELL_PERC_H200_ADAPTER_BRANDING "Dell PERC H200 Adapter"
239#define MPT2SAS_DELL_PERC_H200_INTEGRATED_BRANDING "Dell PERC H200 Integrated"
240#define MPT2SAS_DELL_PERC_H200_MODULAR_BRANDING "Dell PERC H200 Modular"
241#define MPT2SAS_DELL_PERC_H200_EMBEDDED_BRANDING "Dell PERC H200 Embedded"
242#define MPT2SAS_DELL_PERC_H200_BRANDING "Dell PERC H200"
243#define MPT2SAS_DELL_6GBPS_SAS_BRANDING "Dell 6Gbps SAS"
244
fb84dfc4
SR		 245#define MPT3SAS_DELL_12G_HBA_BRANDING \
246 "Dell 12Gbps HBA"
247
248/*
249 * Dell HBA SSDIDs
250 */
989e43c7
SR		 251#define MPT2SAS_DELL_6GBPS_SAS_HBA_SSDID 0x1F1C
252#define MPT2SAS_DELL_PERC_H200_ADAPTER_SSDID 0x1F1D
253#define MPT2SAS_DELL_PERC_H200_INTEGRATED_SSDID 0x1F1E
254#define MPT2SAS_DELL_PERC_H200_MODULAR_SSDID 0x1F1F
255#define MPT2SAS_DELL_PERC_H200_EMBEDDED_SSDID 0x1F20
256#define MPT2SAS_DELL_PERC_H200_SSDID 0x1F21
257#define MPT2SAS_DELL_6GBPS_SAS_SSDID 0x1F22
258
259#define MPT3SAS_DELL_12G_HBA_SSDID 0x1F46
fb84dfc4 260
38e4141e
SR		 261/*
262 * Cisco HBA branding
263 */
d8eb4a47 264#define MPT3SAS_CISCO_12G_8E_HBA_BRANDING \
989e43c7 265 "Cisco 9300-8E 12G SAS HBA"
d8eb4a47 266#define MPT3SAS_CISCO_12G_8I_HBA_BRANDING \
989e43c7 267 "Cisco 9300-8i 12G SAS HBA"
d8eb4a47 268#define MPT3SAS_CISCO_12G_AVILA_HBA_BRANDING \
989e43c7 269 "Cisco 12G Modular SAS Pass through Controller"
d8eb4a47 270#define MPT3SAS_CISCO_12G_COLUSA_MEZZANINE_HBA_BRANDING \
989e43c7 271 "UCS C3X60 12G SAS Pass through Controller"
38e4141e
SR		 272/*
273 * Cisco HBA SSSDIDs
274 */
d8eb4a47
SR		 275#define MPT3SAS_CISCO_12G_8E_HBA_SSDID 0x14C
276#define MPT3SAS_CISCO_12G_8I_HBA_SSDID 0x154
277#define MPT3SAS_CISCO_12G_AVILA_HBA_SSDID 0x155
278#define MPT3SAS_CISCO_12G_COLUSA_MEZZANINE_HBA_SSDID 0x156
38e4141e 279
f92363d1
SR		 280/*
281 * status bits for ioc->diag_buffer_status
282 */
283#define MPT3_DIAG_BUFFER_IS_REGISTERED (0x01)
284#define MPT3_DIAG_BUFFER_IS_RELEASED (0x02)
285#define MPT3_DIAG_BUFFER_IS_DIAG_RESET (0x04)
286
989e43c7
SR		 287/*
288 * HP HBA branding
289 */
290#define MPT2SAS_HP_3PAR_SSVID 0x1590
291
292#define MPT2SAS_HP_2_4_INTERNAL_BRANDING \
293 "HP H220 Host Bus Adapter"
294#define MPT2SAS_HP_2_4_EXTERNAL_BRANDING \
295 "HP H221 Host Bus Adapter"
296#define MPT2SAS_HP_1_4_INTERNAL_1_4_EXTERNAL_BRANDING \
297 "HP H222 Host Bus Adapter"
298#define MPT2SAS_HP_EMBEDDED_2_4_INTERNAL_BRANDING \
299 "HP H220i Host Bus Adapter"
300#define MPT2SAS_HP_DAUGHTER_2_4_INTERNAL_BRANDING \
301 "HP H210i Host Bus Adapter"
302
303/*
304 * HO HBA SSDIDs
305 */
306#define MPT2SAS_HP_2_4_INTERNAL_SSDID 0x0041
307#define MPT2SAS_HP_2_4_EXTERNAL_SSDID 0x0042
308#define MPT2SAS_HP_1_4_INTERNAL_1_4_EXTERNAL_SSDID 0x0043
309#define MPT2SAS_HP_EMBEDDED_2_4_INTERNAL_SSDID 0x0044
310#define MPT2SAS_HP_DAUGHTER_2_4_INTERNAL_SSDID 0x0046
311
fb77bb53
SR		 312/*
313 * Combined Reply Queue constants,
314 * There are twelve Supplemental Reply Post Host Index Registers
315 * and each register is at offset 0x10 bytes from the previous one.
316 */
0bb337c9
SPS		 317#define MPT3_SUP_REPLY_POST_HOST_INDEX_REG_COUNT_G3 12
318#define MPT3_SUP_REPLY_POST_HOST_INDEX_REG_COUNT_G35 16
319#define MPT3_SUP_REPLY_POST_HOST_INDEX_REG_OFFSET (0x10)
f92363d1
SR		 320
321/* OEM Identifiers */
322#define MFG10_OEM_ID_INVALID (0x00000000)
323#define MFG10_OEM_ID_DELL (0x00000001)
324#define MFG10_OEM_ID_FSC (0x00000002)
325#define MFG10_OEM_ID_SUN (0x00000003)
326#define MFG10_OEM_ID_IBM (0x00000004)
327
328/* GENERIC Flags 0*/
329#define MFG10_GF0_OCE_DISABLED (0x00000001)
330#define MFG10_GF0_R1E_DRIVE_COUNT (0x00000002)
331#define MFG10_GF0_R10_DISPLAY (0x00000004)
332#define MFG10_GF0_SSD_DATA_SCRUB_DISABLE (0x00000008)
333#define MFG10_GF0_SINGLE_DRIVE_R0 (0x00000010)
334
3898f08e
SR		 335#define VIRTUAL_IO_FAILED_RETRY (0x32010081)
336
f92363d1
SR		 337/* OEM Specific Flags will come from OEM specific header files */
338struct Mpi2ManufacturingPage10_t {
339 MPI2_CONFIG_PAGE_HEADER Header; /* 00h */
340 U8 OEMIdentifier; /* 04h */
341 U8 Reserved1; /* 05h */
342 U16 Reserved2; /* 08h */
343 U32 Reserved3; /* 0Ch */
344 U32 GenericFlags0; /* 10h */
345 U32 GenericFlags1; /* 14h */
346 U32 Reserved4; /* 18h */
347 U32 OEMSpecificFlags0; /* 1Ch */
348 U32 OEMSpecificFlags1; /* 20h */
349 U32 Reserved5[18]; /* 24h - 60h*/
350};
351
352
353/* Miscellaneous options */
354struct Mpi2ManufacturingPage11_t {
355 MPI2_CONFIG_PAGE_HEADER Header; /* 00h */
356 __le32 Reserved1; /* 04h */
357 u8 Reserved2; /* 08h */
358 u8 EEDPTagMode; /* 09h */
359 u8 Reserved3; /* 0Ah */
360 u8 Reserved4; /* 0Bh */
361 __le32 Reserved5[23]; /* 0Ch-60h*/
362};
363
364/**
365 * struct MPT3SAS_TARGET - starget private hostdata
366 * @starget: starget object
367 * @sas_address: target sas address
7786ab6a 368 * @raid_device: raid_device pointer to access volume data
f92363d1
SR		 369 * @handle: device handle
370 * @num_luns: number luns
371 * @flags: MPT_TARGET_FLAGS_XXX flags
372 * @deleted: target flaged for deletion
373 * @tm_busy: target is busy with TM request.
d88e1eab
SPS		 374 * @sas_dev: The sas_device associated with this target
375 * @pcie_dev: The pcie device associated with this target
f92363d1
SR		 376 */
377struct MPT3SAS_TARGET {
378 struct scsi_target *starget;
379 u64 sas_address;
7786ab6a 380 struct _raid_device *raid_device;
f92363d1
SR		 381 u16 handle;
382 int num_luns;
383 u32 flags;
384 u8 deleted;
385 u8 tm_busy;
d88e1eab
SPS		 386 struct _sas_device *sas_dev;
387 struct _pcie_device *pcie_dev;
f92363d1
SR		 388};
389
390
391/*
392 * per device private data
393 */
394#define MPT_DEVICE_FLAGS_INIT 0x01
f92363d1 395
7786ab6a
SR		 396#define MFG_PAGE10_HIDE_SSDS_MASK (0x00000003)
397#define MFG_PAGE10_HIDE_ALL_DISKS (0x00)
398#define MFG_PAGE10_EXPOSE_ALL_DISKS (0x01)
399#define MFG_PAGE10_HIDE_IF_VOL_PRESENT (0x02)
400
f92363d1
SR		 401/**
402 * struct MPT3SAS_DEVICE - sdev private hostdata
403 * @sas_target: starget private hostdata
404 * @lun: lun number
405 * @flags: MPT_DEVICE_XXX flags
406 * @configured_lun: lun is configured
407 * @block: device is in SDEV_BLOCK state
408 * @tlr_snoop_check: flag used in determining whether to disable TLR
409 * @eedp_enable: eedp support enable bit
410 * @eedp_type: 0(type_1), 1(type_2), 2(type_3)
411 * @eedp_block_length: block size
ffb58456 412 * @ata_command_pending: SATL passthrough outstanding for device
f92363d1
SR		 413 */
414struct MPT3SAS_DEVICE {
415 struct MPT3SAS_TARGET *sas_target;
416 unsigned int lun;
417 u32 flags;
418 u8 configured_lun;
419 u8 block;
420 u8 tlr_snoop_check;
30158dc9 421 u8 ignore_delay_remove;
307d9075
AM		 422 /* Iopriority Command Handling */
423 u8 ncq_prio_enable;
ffb58456
JB		 424 /*
425 * Bug workaround for SATL handling: the mpt2/3sas firmware
426 * doesn't return BUSY or TASK_SET_FULL for subsequent
427 * commands while a SATL pass through is in operation as the
428 * spec requires, it simply does nothing with them until the
429 * pass through completes, causing them possibly to timeout if
430 * the passthrough is a long executing command (like format or
431 * secure erase). This variable allows us to do the right
432 * thing while a SATL command is pending.
433 */
434 unsigned long ata_command_pending;
307d9075 435
f92363d1
SR		 436};
437
438#define MPT3_CMD_NOT_USED 0x8000 /* free */
439#define MPT3_CMD_COMPLETE 0x0001 /* completed */
440#define MPT3_CMD_PENDING 0x0002 /* pending */
441#define MPT3_CMD_REPLY_VALID 0x0004 /* reply is valid */
442#define MPT3_CMD_RESET 0x0008 /* host reset dropped the command */
443
444/**
445 * struct _internal_cmd - internal commands struct
446 * @mutex: mutex
447 * @done: completion
448 * @reply: reply message pointer
449 * @sense: sense data
450 * @status: MPT3_CMD_XXX status
451 * @smid: system message id
452 */
453struct _internal_cmd {
454 struct mutex mutex;
455 struct completion done;
456 void *reply;
457 void *sense;
458 u16 status;
459 u16 smid;
460};
461
462
463
464/**
465 * struct _sas_device - attached device information
466 * @list: sas device list
467 * @starget: starget object
468 * @sas_address: device sas address
469 * @device_name: retrieved from the SAS IDENTIFY frame.
470 * @handle: device handle
471 * @sas_address_parent: sas address of parent expander or sas host
472 * @enclosure_handle: enclosure handle
473 * @enclosure_logical_id: enclosure logical identifier
474 * @volume_handle: volume handle (valid when hidden raid member)
475 * @volume_wwid: volume unique identifier
476 * @device_info: bitfield provides detailed info about the device
477 * @id: target id
478 * @channel: target channel
479 * @slot: number number
480 * @phy: phy identifier provided in sas device page 0
f92363d1 481 * @responding: used in _scsih_sas_device_mark_responding
0f624c39
SR		 482 * @fast_path: fast path feature enable bit
483 * @pfa_led_on: flag for PFA LED status
e4bc7f5c
SR		 484 * @pend_sas_rphy_add: flag to check if device is in sas_rphy_add()
485 * addition routine.
75888956
SR		 486 * @chassis_slot: chassis slot
487 * @is_chassis_slot_valid: chassis slot valid or not
f92363d1
SR		 488 */
489struct _sas_device {
490 struct list_head list;
491 struct scsi_target *starget;
492 u64 sas_address;
493 u64 device_name;
494 u16 handle;
495 u64 sas_address_parent;
496 u16 enclosure_handle;
497 u64 enclosure_logical_id;
498 u16 volume_handle;
499 u64 volume_wwid;
500 u32 device_info;
501 int id;
502 int channel;
503 u16 slot;
504 u8 phy;
505 u8 responding;
506 u8 fast_path;
0f624c39 507 u8 pfa_led_on;
e4bc7f5c 508 u8 pend_sas_rphy_add;
e6d45e3e 509 u8 enclosure_level;
75888956
SR		 510 u8 chassis_slot;
511 u8 is_chassis_slot_valid;
310c8e40 512 u8 connector_name[5];
d1cb5e49 513 struct kref refcount;
f92363d1
SR		 514};
515
d1cb5e49
SR		 516static inline void sas_device_get(struct _sas_device *s)
517{
518 kref_get(&s->refcount);
519}
520
521static inline void sas_device_free(struct kref *r)
522{
523 kfree(container_of(r, struct _sas_device, refcount));
524}
525
526static inline void sas_device_put(struct _sas_device *s)
527{
528 kref_put(&s->refcount, sas_device_free);
529}
530
d88e1eab
SPS		 531/*
532 * struct _pcie_device - attached PCIe device information
533 * @list: pcie device list
534 * @starget: starget object
535 * @wwid: device WWID
536 * @handle: device handle
537 * @device_info: bitfield provides detailed info about the device
538 * @id: target id
539 * @channel: target channel
540 * @slot: slot number
541 * @port_num: port number
542 * @responding: used in _scsih_pcie_device_mark_responding
543 * @fast_path: fast path feature enable bit
544 * @nvme_mdts: MaximumDataTransferSize from PCIe Device Page 2 for
545 * NVMe device only
546 * @enclosure_handle: enclosure handle
547 * @enclosure_logical_id: enclosure logical identifier
548 * @enclosure_level: The level of device's enclosure from the controller
549 * @connector_name: ASCII value of the Connector's name
550 * @serial_number: pointer of serial number string allocated runtime
551 * @refcount: reference count for deletion
552 */
553struct _pcie_device {
554 struct list_head list;
555 struct scsi_target *starget;
556 u64 wwid;
557 u16 handle;
558 u32 device_info;
559 int id;
560 int channel;
561 u16 slot;
562 u8 port_num;
563 u8 responding;
564 u8 fast_path;
565 u32 nvme_mdts;
566 u16 enclosure_handle;
567 u64 enclosure_logical_id;
568 u8 enclosure_level;
569 u8 connector_name[4];
570 u8 *serial_number;
571 struct kref refcount;
572};
573/**
574 * pcie_device_get - Increment the pcie device reference count
575 *
576 * @p: pcie_device object
577 *
578 * When ever this function called it will increment the
579 * reference count of the pcie device for which this function called.
580 *
581 */
582static inline void pcie_device_get(struct _pcie_device *p)
583{
584 kref_get(&p->refcount);
585}
586
587/**
588 * pcie_device_free - Release the pcie device object
589 * @r - kref object
590 *
591 * Free's the pcie device object. It will be called when reference count
592 * reaches to zero.
593 */
594static inline void pcie_device_free(struct kref *r)
595{
596 kfree(container_of(r, struct _pcie_device, refcount));
597}
598
599/**
600 * pcie_device_put - Decrement the pcie device reference count
601 *
602 * @p: pcie_device object
603 *
604 * When ever this function called it will decrement the
605 * reference count of the pcie device for which this function called.
606 *
607 * When refernce count reaches to Zero, this will call pcie_device_free to the
608 * pcie_device object.
609 */
610static inline void pcie_device_put(struct _pcie_device *p)
611{
612 kref_put(&p->refcount, pcie_device_free);
613}
f92363d1
SR		 614/**
615 * struct _raid_device - raid volume link list
616 * @list: sas device list
617 * @starget: starget object
618 * @sdev: scsi device struct (volumes are single lun)
619 * @wwid: unique identifier for the volume
620 * @handle: device handle
7786ab6a 621 * @block_size: Block size of the volume
f92363d1
SR		 622 * @id: target id
623 * @channel: target channel
624 * @volume_type: the raid level
625 * @device_info: bitfield provides detailed info about the hidden components
626 * @num_pds: number of hidden raid components
627 * @responding: used in _scsih_raid_device_mark_responding
628 * @percent_complete: resync percent complete
7786ab6a
SR		 629 * @direct_io_enabled: Whether direct io to PDs are allowed or not
630 * @stripe_exponent: X where 2powX is the stripe sz in blocks
631 * @block_exponent: X where 2powX is the block sz in bytes
632 * @max_lba: Maximum number of LBA in the volume
633 * @stripe_sz: Stripe Size of the volume
634 * @device_info: Device info of the volume member disk
635 * @pd_handle: Array of handles of the physical drives for direct I/O in le16
f92363d1
SR		 636 */
637#define MPT_MAX_WARPDRIVE_PDS 8
638struct _raid_device {
639 struct list_head list;
640 struct scsi_target *starget;
641 struct scsi_device *sdev;
642 u64 wwid;
643 u16 handle;
7786ab6a 644 u16 block_sz;
f92363d1
SR		 645 int id;
646 int channel;
647 u8 volume_type;
648 u8 num_pds;
649 u8 responding;
650 u8 percent_complete;
7786ab6a
SR		 651 u8 direct_io_enabled;
652 u8 stripe_exponent;
653 u8 block_exponent;
654 u64 max_lba;
655 u32 stripe_sz;
f92363d1 656 u32 device_info;
7786ab6a 657 u16 pd_handle[MPT_MAX_WARPDRIVE_PDS];
f92363d1
SR		 658};
659
660/**
661 * struct _boot_device - boot device info
d88e1eab
SPS		 662 *
663 * @channel: sas, raid, or pcie channel
664 * @device: holds pointer for struct _sas_device, struct _raid_device or
665 * struct _pcie_device
f92363d1
SR		 666 */
667struct _boot_device {
d88e1eab 668 int channel;
f92363d1
SR		 669 void *device;
670};
671
672/**
673 * struct _sas_port - wide/narrow sas port information
674 * @port_list: list of ports belonging to expander
675 * @num_phys: number of phys belonging to this port
676 * @remote_identify: attached device identification
677 * @rphy: sas transport rphy object
678 * @port: sas transport wide/narrow port object
679 * @phy_list: _sas_phy list objects belonging to this port
680 */
681struct _sas_port {
682 struct list_head port_list;
683 u8 num_phys;
684 struct sas_identify remote_identify;
685 struct sas_rphy *rphy;
686 struct sas_port *port;
687 struct list_head phy_list;
688};
689
690/**
691 * struct _sas_phy - phy information
692 * @port_siblings: list of phys belonging to a port
693 * @identify: phy identification
694 * @remote_identify: attached device identification
695 * @phy: sas transport phy object
696 * @phy_id: unique phy id
697 * @handle: device handle for this phy
698 * @attached_handle: device handle for attached device
699 * @phy_belongs_to_port: port has been created for this phy
700 */
701struct _sas_phy {
702 struct list_head port_siblings;
703 struct sas_identify identify;
704 struct sas_identify remote_identify;
705 struct sas_phy *phy;
706 u8 phy_id;
707 u16 handle;
708 u16 attached_handle;
709 u8 phy_belongs_to_port;
710};
711
712/**
713 * struct _sas_node - sas_host/expander information
714 * @list: list of expanders
715 * @parent_dev: parent device class
716 * @num_phys: number phys belonging to this sas_host/expander
717 * @sas_address: sas address of this sas_host/expander
718 * @handle: handle for this sas_host/expander
719 * @sas_address_parent: sas address of parent expander or sas host
720 * @enclosure_handle: handle for this a member of an enclosure
721 * @device_info: bitwise defining capabilities of this sas_host/expander
722 * @responding: used in _scsih_expander_device_mark_responding
723 * @phy: a list of phys that make up this sas_host/expander
724 * @sas_port_list: list of ports attached to this sas_host/expander
725 */
726struct _sas_node {
727 struct list_head list;
728 struct device *parent_dev;
729 u8 num_phys;
730 u64 sas_address;
731 u16 handle;
732 u64 sas_address_parent;
733 u16 enclosure_handle;
734 u64 enclosure_logical_id;
735 u8 responding;
736 struct _sas_phy *phy;
737 struct list_head sas_port_list;
738};
739
740/**
741 * enum reset_type - reset state
742 * @FORCE_BIG_HAMMER: issue diagnostic reset
743 * @SOFT_RESET: issue message_unit_reset, if fails to to big hammer
744 */
745enum reset_type {
746 FORCE_BIG_HAMMER,
747 SOFT_RESET,
748};
749
016d5c35
SPS		 750/**
751 * struct pcie_sg_list - PCIe SGL buffer (contiguous per I/O)
752 * @pcie_sgl: PCIe native SGL for NVMe devices
753 * @pcie_sgl_dma: physical address
754 */
755struct pcie_sg_list {
756 void *pcie_sgl;
757 dma_addr_t pcie_sgl_dma;
758};
759
f92363d1
SR		 760/**
761 * struct chain_tracker - firmware chain tracker
762 * @chain_buffer: chain buffer
763 * @chain_buffer_dma: physical address
764 * @tracker_list: list of free request (ioc->free_chain_list)
765 */
766struct chain_tracker {
767 void *chain_buffer;
768 dma_addr_t chain_buffer_dma;
769 struct list_head tracker_list;
770};
771
772/**
773 * struct scsiio_tracker - scsi mf request tracker
774 * @smid: system message id
775 * @scmd: scsi request pointer
776 * @cb_idx: callback index
7786ab6a 777 * @direct_io: To indicate whether I/O is direct (WARPDRIVE)
f92363d1 778 * @tracker_list: list of free request (ioc->free_list)
03d1fb3a 779 * @msix_io: IO's msix
f92363d1
SR		 780 */
781struct scsiio_tracker {
782 u16 smid;
783 struct scsi_cmnd *scmd;
784 u8 cb_idx;
7786ab6a 785 u8 direct_io;
016d5c35 786 struct pcie_sg_list pcie_sg_list;
f92363d1
SR		 787 struct list_head chain_list;
788 struct list_head tracker_list;
03d1fb3a 789 u16 msix_io;
f92363d1
SR		 790};
791
792/**
793 * struct request_tracker - firmware request tracker
794 * @smid: system message id
795 * @cb_idx: callback index
796 * @tracker_list: list of free request (ioc->free_list)
797 */
798struct request_tracker {
799 u16 smid;
800 u8 cb_idx;
801 struct list_head tracker_list;
802};
803
804/**
805 * struct _tr_list - target reset list
806 * @handle: device handle
807 * @state: state machine
808 */
809struct _tr_list {
810 struct list_head list;
811 u16 handle;
812 u16 state;
813};
814
fd0331b3
SS		 815/**
816 * struct _sc_list - delayed SAS_IO_UNIT_CONTROL message list
817 * @handle: device handle
818 */
819struct _sc_list {
820 struct list_head list;
821 u16 handle;
822};
823
824/**
825 * struct _event_ack_list - delayed event acknowledgment list
826 * @Event: Event ID
827 * @EventContext: used to track the event uniquely
828 */
829struct _event_ack_list {
830 struct list_head list;
831 u16 Event;
832 u32 EventContext;
833};
f92363d1
SR		 834
835/**
836 * struct adapter_reply_queue - the reply queue struct
837 * @ioc: per adapter object
838 * @msix_index: msix index into vector table
839 * @vector: irq vector
840 * @reply_post_host_index: head index in the pool where FW completes IO
841 * @reply_post_free: reply post base virt address
842 * @name: the name registered to request_irq()
843 * @busy: isr is actively processing replies on another cpu
844 * @list: this list
845*/
846struct adapter_reply_queue {
847 struct MPT3SAS_ADAPTER *ioc;
848 u8 msix_index;
f92363d1
SR		 849 u32 reply_post_host_index;
850 Mpi2ReplyDescriptorsUnion_t *reply_post_free;
851 char name[MPT_NAME_LENGTH];
852 atomic_t busy;
853 struct list_head list;
854};
855
856typedef void (*MPT_ADD_SGE)(void *paddr, u32 flags_length, dma_addr_t dma_addr);
857
858/* SAS3.0 support */
859typedef int (*MPT_BUILD_SG_SCMD)(struct MPT3SAS_ADAPTER *ioc,
016d5c35 860 struct scsi_cmnd *scmd, u16 smid, struct _pcie_device *pcie_device);
f92363d1
SR		 861typedef void (*MPT_BUILD_SG)(struct MPT3SAS_ADAPTER *ioc, void *psge,
862 dma_addr_t data_out_dma, size_t data_out_sz,
863 dma_addr_t data_in_dma, size_t data_in_sz);
864typedef void (*MPT_BUILD_ZERO_LEN_SGE)(struct MPT3SAS_ADAPTER *ioc,
865 void *paddr);
866
016d5c35
SPS		 867/* SAS3.5 support */
868typedef void (*NVME_BUILD_PRP)(struct MPT3SAS_ADAPTER *ioc, u16 smid,
869 Mpi26NVMeEncapsulatedRequest_t *nvme_encap_request,
870 dma_addr_t data_out_dma, size_t data_out_sz, dma_addr_t data_in_dma,
871 size_t data_in_sz);
872
81c16f83
SPS		 873/* To support atomic and non atomic descriptors*/
874typedef void (*PUT_SMID_IO_FP_HIP) (struct MPT3SAS_ADAPTER *ioc, u16 smid,
875 u16 funcdep);
876typedef void (*PUT_SMID_DEFAULT) (struct MPT3SAS_ADAPTER *ioc, u16 smid);
f92363d1
SR		 877
878/* IOC Facts and Port Facts converted from little endian to cpu */
879union mpi3_version_union {
880 MPI2_VERSION_STRUCT Struct;
881 u32 Word;
882};
883
884struct mpt3sas_facts {
885 u16 MsgVersion;
886 u16 HeaderVersion;
887 u8 IOCNumber;
888 u8 VP_ID;
889 u8 VF_ID;
890 u16 IOCExceptions;
891 u16 IOCStatus;
892 u32 IOCLogInfo;
893 u8 MaxChainDepth;
894 u8 WhoInit;
895 u8 NumberOfPorts;
896 u8 MaxMSIxVectors;
897 u16 RequestCredit;
898 u16 ProductID;
899 u32 IOCCapabilities;
900 union mpi3_version_union FWVersion;
901 u16 IOCRequestFrameSize;
ebb3024e 902 u16 IOCMaxChainSegmentSize;
f92363d1
SR		 903 u16 MaxInitiators;
904 u16 MaxTargets;
905 u16 MaxSasExpanders;
906 u16 MaxEnclosures;
907 u16 ProtocolFlags;
908 u16 HighPriorityCredit;
909 u16 MaxReplyDescriptorPostQueueDepth;
910 u8 ReplyFrameSize;
911 u8 MaxVolumes;
912 u16 MaxDevHandle;
913 u16 MaxPersistentEntries;
914 u16 MinDevHandle;
016d5c35 915 u8 CurrentHostPageSize;
f92363d1
SR		 916};
917
918struct mpt3sas_port_facts {
919 u8 PortNumber;
920 u8 VP_ID;
921 u8 VF_ID;
922 u8 PortType;
923 u16 MaxPostedCmdBuffers;
924};
925
9b05c91a
SR		 926struct reply_post_struct {
927 Mpi2ReplyDescriptorsUnion_t *reply_post_free;
928 dma_addr_t reply_post_free_dma;
929};
930
f92363d1
SR		 931typedef void (*MPT3SAS_FLUSH_RUNNING_CMDS)(struct MPT3SAS_ADAPTER *ioc);
932/**
933 * struct MPT3SAS_ADAPTER - per adapter struct
934 * @list: ioc_list
935 * @shost: shost object
936 * @id: unique adapter id
937 * @cpu_count: number online cpus
938 * @name: generic ioc string
939 * @tmp_string: tmp string used for logging
940 * @pdev: pci pdev object
941 * @pio_chip: physical io register space
942 * @chip: memory mapped register space
943 * @chip_phys: physical addrss prior to mapping
944 * @logging_level: see mpt3sas_debug.h
945 * @fwfault_debug: debuging FW timeouts
946 * @ir_firmware: IR firmware present
947 * @bars: bitmask of BAR's that must be configured
948 * @mask_interrupts: ignore interrupt
9b05c91a 949 * @dma_mask: used to set the consistent dma mask
d88e1eab
SPS		 950 * @pci_access_mutex: Mutex to synchronize ioctl, sysfs show path and
951 * pci resource handling
f92363d1
SR		 952 * @fault_reset_work_q_name: fw fault work queue
953 * @fault_reset_work_q: ""
954 * @fault_reset_work: ""
955 * @firmware_event_name: fw event work queue
956 * @firmware_event_thread: ""
957 * @fw_event_lock:
958 * @fw_event_list: list of fw events
959 * @aen_event_read_flag: event log was read
960 * @broadcast_aen_busy: broadcast aen waiting to be serviced
961 * @shost_recovery: host reset in progress
962 * @ioc_reset_in_progress_lock:
963 * @ioc_link_reset_in_progress: phy/hard reset in progress
964 * @ignore_loginfos: ignore loginfos during task management
965 * @remove_host: flag for when driver unloads, to avoid sending dev resets
966 * @pci_error_recovery: flag to prevent ioc access until slot reset completes
967 * @wait_for_discovery_to_complete: flag set at driver load time when
968 * waiting on reporting devices
969 * @is_driver_loading: flag set at driver load time
970 * @port_enable_failed: flag set when port enable has failed
971 * @start_scan: flag set from scan_start callback, cleared from _mpt3sas_fw_work
972 * @start_scan_failed: means port enable failed, return's the ioc_status
973 * @msix_enable: flag indicating msix is enabled
974 * @msix_vector_count: number msix vectors
975 * @cpu_msix_table: table for mapping cpus to msix index
976 * @cpu_msix_table_sz: table size
977 * @schedule_dead_ioc_flush_running_cmds: callback to flush pending commands
978 * @scsi_io_cb_idx: shost generated commands
979 * @tm_cb_idx: task management commands
980 * @scsih_cb_idx: scsih internal commands
981 * @transport_cb_idx: transport internal commands
982 * @ctl_cb_idx: clt internal commands
983 * @base_cb_idx: base internal commands
984 * @config_cb_idx: base internal commands
985 * @tm_tr_cb_idx : device removal target reset handshake
986 * @tm_tr_volume_cb_idx : volume removal target reset
987 * @base_cmds:
988 * @transport_cmds:
989 * @scsih_cmds:
990 * @tm_cmds:
991 * @ctl_cmds:
992 * @config_cmds:
993 * @base_add_sg_single: handler for either 32/64 bit sgl's
994 * @event_type: bits indicating which events to log
995 * @event_context: unique id for each logged event
996 * @event_log: event log pointer
997 * @event_masks: events that are masked
998 * @facts: static facts data
999 * @pfacts: static port facts data
1000 * @manu_pg0: static manufacturing page 0
1001 * @manu_pg10: static manufacturing page 10
1002 * @manu_pg11: static manufacturing page 11
1003 * @bios_pg2: static bios page 2
1004 * @bios_pg3: static bios page 3
1005 * @ioc_pg8: static ioc page 8
1006 * @iounit_pg0: static iounit page 0
1007 * @iounit_pg1: static iounit page 1
2d8ce8c9 1008 * @iounit_pg8: static iounit page 8
f92363d1
SR		 1009 * @sas_hba: sas host object
1010 * @sas_expander_list: expander object list
1011 * @sas_node_lock:
1012 * @sas_device_list: sas device object list
1013 * @sas_device_init_list: sas device object list (used only at init time)
1014 * @sas_device_lock:
d88e1eab
SPS		 1015 * @pcie_device_list: pcie device object list
1016 * @pcie_device_init_list: pcie device object list (used only at init time)
1017 * @pcie_device_lock:
f92363d1
SR		 1018 * @io_missing_delay: time for IO completed by fw when PDR enabled
1019 * @device_missing_delay: time for device missing by fw when PDR enabled
1020 * @sas_id : used for setting volume target IDs
d88e1eab 1021 * @pcie_target_id: used for setting pcie target IDs
f92363d1
SR		 1022 * @blocking_handles: bitmask used to identify which devices need blocking
1023 * @pd_handles : bitmask for PD handles
1024 * @pd_handles_sz : size of pd_handle bitmask
1025 * @config_page_sz: config page size
1026 * @config_page: reserve memory for config page payload
1027 * @config_page_dma:
1028 * @hba_queue_depth: hba request queue depth
1029 * @sge_size: sg element size for either 32/64 bit
1030 * @scsiio_depth: SCSI_IO queue depth
1031 * @request_sz: per request frame size
1032 * @request: pool of request frames
1033 * @request_dma:
1034 * @request_dma_sz:
1035 * @scsi_lookup: firmware request tracker list
1036 * @scsi_lookup_lock:
1037 * @free_list: free list of request
1038 * @pending_io_count:
1039 * @reset_wq:
1040 * @chain: pool of chains
1041 * @chain_dma:
1042 * @max_sges_in_main_message: number sg elements in main message
1043 * @max_sges_in_chain_message: number sg elements per chain
1044 * @chains_needed_per_io: max chains per io
1045 * @chain_depth: total chains allocated
ebb3024e
SS		 1046 * @chain_segment_sz: gives the max number of
1047 * SGEs accommodate on single chain buffer
f92363d1
SR		 1048 * @hi_priority_smid:
1049 * @hi_priority:
1050 * @hi_priority_dma:
1051 * @hi_priority_depth:
1052 * @hpr_lookup:
1053 * @hpr_free_list:
1054 * @internal_smid:
1055 * @internal:
1056 * @internal_dma:
1057 * @internal_depth:
1058 * @internal_lookup:
1059 * @internal_free_list:
1060 * @sense: pool of sense
1061 * @sense_dma:
1062 * @sense_dma_pool:
1063 * @reply_depth: hba reply queue depth:
1064 * @reply_sz: per reply frame size:
1065 * @reply: pool of replys:
1066 * @reply_dma:
1067 * @reply_dma_pool:
1068 * @reply_free_queue_depth: reply free depth
1069 * @reply_free: pool for reply free queue (32 bit addr)
1070 * @reply_free_dma:
1071 * @reply_free_dma_pool:
1072 * @reply_free_host_index: tail index in pool to insert free replys
1073 * @reply_post_queue_depth: reply post queue depth
9b05c91a
SR		 1074 * @reply_post_struct: struct for reply_post_free physical & virt address
1075 * @rdpq_array_capable: FW supports multiple reply queue addresses in ioc_init
1076 * @rdpq_array_enable: rdpq_array support is enabled in the driver
1077 * @rdpq_array_enable_assigned: this ensures that rdpq_array_enable flag
1078 * is assigned only ones
f92363d1
SR		 1079 * @reply_queue_count: number of reply queue's
1080 * @reply_queue_list: link list contaning the reply queue info
fb77bb53
SR		 1081 * @msix96_vector: 96 MSI-X vector support
1082 * @replyPostRegisterIndex: index of next position in Reply Desc Post Queue
f92363d1
SR		 1083 * @delayed_tr_list: target reset link list
1084 * @delayed_tr_volume_list: volume target reset link list
fd0331b3
SS		 1085 * @delayed_sc_list:
1086 * @delayed_event_ack_list:
08c4d550
SR		 1087 * @temp_sensors_count: flag to carry the number of temperature sensors
1088 * @pci_access_mutex: Mutex to synchronize ioctl,sysfs show path and
1089 * pci resource handling. PCI resource freeing will lead to free
1090 * vital hardware/memory resource, which might be in use by cli/sysfs
1091 * path functions resulting in Null pointer reference followed by kernel
1092 * crash. To avoid the above race condition we use mutex syncrhonization
1093 * which ensures the syncrhonization between cli/sysfs_show path.
f92363d1
SR		 1094 */
1095struct MPT3SAS_ADAPTER {
1096 struct list_head list;
1097 struct Scsi_Host *shost;
1098 u8 id;
1099 int cpu_count;
1100 char name[MPT_NAME_LENGTH];
bbfd8e8b 1101 char driver_name[MPT_NAME_LENGTH - 8];
f92363d1
SR		 1102 char tmp_string[MPT_STRING_LENGTH];
1103 struct pci_dev *pdev;
1104 Mpi2SystemInterfaceRegs_t __iomem *chip;
1105 resource_size_t chip_phys;
1106 int logging_level;
1107 int fwfault_debug;
1108 u8 ir_firmware;
1109 int bars;
1110 u8 mask_interrupts;
9b05c91a 1111 int dma_mask;
f92363d1
SR		 1112
1113 /* fw fault handler */
1114 char fault_reset_work_q_name[20];
1115 struct workqueue_struct *fault_reset_work_q;
1116 struct delayed_work fault_reset_work;
1117
1118 /* fw event handler */
1119 char firmware_event_name[20];
1120 struct workqueue_struct *firmware_event_thread;
1121 spinlock_t fw_event_lock;
1122 struct list_head fw_event_list;
1123
1124 /* misc flags */
1125 int aen_event_read_flag;
1126 u8 broadcast_aen_busy;
1127 u16 broadcast_aen_pending;
1128 u8 shost_recovery;
459325c4 1129 u8 got_task_abort_from_ioctl;
f92363d1
SR		 1130
1131 struct mutex reset_in_progress_mutex;
1132 spinlock_t ioc_reset_in_progress_lock;
1133 u8 ioc_link_reset_in_progress;
1134 u8 ioc_reset_in_progress_status;
1135
1136 u8 ignore_loginfos;
1137 u8 remove_host;
1138 u8 pci_error_recovery;
1139 u8 wait_for_discovery_to_complete;
1140 u8 is_driver_loading;
1141 u8 port_enable_failed;
1142 u8 start_scan;
1143 u16 start_scan_failed;
1144
1145 u8 msix_enable;
1146 u16 msix_vector_count;
1147 u8 *cpu_msix_table;
1148 u16 cpu_msix_table_sz;
7786ab6a 1149 resource_size_t __iomem **reply_post_host_index;
f92363d1
SR		 1150 u32 ioc_reset_count;
1151 MPT3SAS_FLUSH_RUNNING_CMDS schedule_dead_ioc_flush_running_cmds;
16e179bd 1152 u32 non_operational_loop;
f92363d1
SR		 1153
1154 /* internal commands, callback index */
1155 u8 scsi_io_cb_idx;
1156 u8 tm_cb_idx;
1157 u8 transport_cb_idx;
1158 u8 scsih_cb_idx;
1159 u8 ctl_cb_idx;
1160 u8 base_cb_idx;
1161 u8 port_enable_cb_idx;
1162 u8 config_cb_idx;
1163 u8 tm_tr_cb_idx;
1164 u8 tm_tr_volume_cb_idx;
1165 u8 tm_sas_control_cb_idx;
1166 struct _internal_cmd base_cmds;
1167 struct _internal_cmd port_enable_cmds;
1168 struct _internal_cmd transport_cmds;
1169 struct _internal_cmd scsih_cmds;
1170 struct _internal_cmd tm_cmds;
1171 struct _internal_cmd ctl_cmds;
1172 struct _internal_cmd config_cmds;
1173
1174 MPT_ADD_SGE base_add_sg_single;
1175
1176 /* function ptr for either IEEE or MPI sg elements */
1177 MPT_BUILD_SG_SCMD build_sg_scmd;
1178 MPT_BUILD_SG build_sg;
1179 MPT_BUILD_ZERO_LEN_SGE build_zero_len_sge;
f92363d1 1180 u16 sge_size_ieee;
d357e84d 1181 u16 hba_mpi_version_belonged;
f92363d1
SR		 1182
1183 /* function ptr for MPI sg elements only */
1184 MPT_BUILD_SG build_sg_mpi;
1185 MPT_BUILD_ZERO_LEN_SGE build_zero_len_sge_mpi;
1186
aff39e61
SPS		 1187 /* function ptr for NVMe PRP elements only */
1188 NVME_BUILD_PRP build_nvme_prp;
1189
f92363d1
SR		 1190 /* event log */
1191 u32 event_type[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS];
1192 u32 event_context;
1193 void *event_log;
1194 u32 event_masks[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS];
1195
1196 /* static config pages */
1197 struct mpt3sas_facts facts;
1198 struct mpt3sas_port_facts *pfacts;
1199 Mpi2ManufacturingPage0_t manu_pg0;
1200 struct Mpi2ManufacturingPage10_t manu_pg10;
1201 struct Mpi2ManufacturingPage11_t manu_pg11;
1202 Mpi2BiosPage2_t bios_pg2;
1203 Mpi2BiosPage3_t bios_pg3;
1204 Mpi2IOCPage8_t ioc_pg8;
1205 Mpi2IOUnitPage0_t iounit_pg0;
1206 Mpi2IOUnitPage1_t iounit_pg1;
2d8ce8c9 1207 Mpi2IOUnitPage8_t iounit_pg8;
f92363d1
SR		 1208
1209 struct _boot_device req_boot_device;
1210 struct _boot_device req_alt_boot_device;
1211 struct _boot_device current_boot_device;
1212
1213 /* sas hba, expander, and device list */
1214 struct _sas_node sas_hba;
1215 struct list_head sas_expander_list;
1216 spinlock_t sas_node_lock;
1217 struct list_head sas_device_list;
1218 struct list_head sas_device_init_list;
1219 spinlock_t sas_device_lock;
d88e1eab
SPS		 1220 struct list_head pcie_device_list;
1221 struct list_head pcie_device_init_list;
1222 spinlock_t pcie_device_lock;
1223
f92363d1
SR		 1224 struct list_head raid_device_list;
1225 spinlock_t raid_device_lock;
1226 u8 io_missing_delay;
1227 u16 device_missing_delay;
1228 int sas_id;
d88e1eab 1229 int pcie_target_id;
f92363d1
SR		 1230
1231 void *blocking_handles;
1232 void *pd_handles;
1233 u16 pd_handles_sz;
1234
c696f7b8
SPS		 1235 void *pend_os_device_add;
1236 u16 pend_os_device_add_sz;
1237
f92363d1
SR		 1238 /* config page */
1239 u16 config_page_sz;
1240 void *config_page;
1241 dma_addr_t config_page_dma;
1242
1243 /* scsiio request */
1244 u16 hba_queue_depth;
1245 u16 sge_size;
1246 u16 scsiio_depth;
1247 u16 request_sz;
1248 u8 *request;
1249 dma_addr_t request_dma;
1250 u32 request_dma_sz;
1251 struct scsiio_tracker *scsi_lookup;
1252 ulong scsi_lookup_pages;
1253 spinlock_t scsi_lookup_lock;
1254 struct list_head free_list;
1255 int pending_io_count;
1256 wait_queue_head_t reset_wq;
1257
016d5c35
SPS		 1258 /* PCIe SGL */
1259 struct dma_pool *pcie_sgl_dma_pool;
1260 /* Host Page Size */
1261 u32 page_size;
1262
f92363d1
SR		 1263 /* chain */
1264 struct chain_tracker *chain_lookup;
1265 struct list_head free_chain_list;
1266 struct dma_pool *chain_dma_pool;
1267 ulong chain_pages;
1268 u16 max_sges_in_main_message;
1269 u16 max_sges_in_chain_message;
1270 u16 chains_needed_per_io;
1271 u32 chain_depth;
ebb3024e 1272 u16 chain_segment_sz;
f92363d1
SR		 1273
1274 /* hi-priority queue */
1275 u16 hi_priority_smid;
1276 u8 *hi_priority;
1277 dma_addr_t hi_priority_dma;
1278 u16 hi_priority_depth;
1279 struct request_tracker *hpr_lookup;
1280 struct list_head hpr_free_list;
1281
1282 /* internal queue */
1283 u16 internal_smid;
1284 u8 *internal;
1285 dma_addr_t internal_dma;
1286 u16 internal_depth;
1287 struct request_tracker *internal_lookup;
1288 struct list_head internal_free_list;
1289
1290 /* sense */
1291 u8 *sense;
1292 dma_addr_t sense_dma;
1293 struct dma_pool *sense_dma_pool;
1294
1295 /* reply */
1296 u16 reply_sz;
1297 u8 *reply;
1298 dma_addr_t reply_dma;
1299 u32 reply_dma_max_address;
1300 u32 reply_dma_min_address;
1301 struct dma_pool *reply_dma_pool;
1302
1303 /* reply free queue */
1304 u16 reply_free_queue_depth;
1305 __le32 *reply_free;
1306 dma_addr_t reply_free_dma;
1307 struct dma_pool *reply_free_dma_pool;
1308 u32 reply_free_host_index;
1309
1310 /* reply post queue */
1311 u16 reply_post_queue_depth;
9b05c91a
SR		 1312 struct reply_post_struct *reply_post;
1313 u8 rdpq_array_capable;
1314 u8 rdpq_array_enable;
1315 u8 rdpq_array_enable_assigned;
f92363d1
SR		 1316 struct dma_pool *reply_post_free_dma_pool;
1317 u8 reply_queue_count;
1318 struct list_head reply_queue_list;
1319
0bb337c9
SPS		 1320 u8 combined_reply_queue;
1321 u8 combined_reply_index_count;
fb77bb53
SR		 1322 /* reply post register index */
1323 resource_size_t **replyPostRegisterIndex;
1324
f92363d1
SR		 1325 struct list_head delayed_tr_list;
1326 struct list_head delayed_tr_volume_list;
fd0331b3
SS		 1327 struct list_head delayed_sc_list;
1328 struct list_head delayed_event_ack_list;
2d8ce8c9 1329 u8 temp_sensors_count;
08c4d550 1330 struct mutex pci_access_mutex;
f92363d1
SR		 1331
1332 /* diag buffer support */
1333 u8 *diag_buffer[MPI2_DIAG_BUF_TYPE_COUNT];
1334 u32 diag_buffer_sz[MPI2_DIAG_BUF_TYPE_COUNT];
1335 dma_addr_t diag_buffer_dma[MPI2_DIAG_BUF_TYPE_COUNT];
1336 u8 diag_buffer_status[MPI2_DIAG_BUF_TYPE_COUNT];
1337 u32 unique_id[MPI2_DIAG_BUF_TYPE_COUNT];
1338 u32 product_specific[MPI2_DIAG_BUF_TYPE_COUNT][23];
1339 u32 diagnostic_flags[MPI2_DIAG_BUF_TYPE_COUNT];
1340 u32 ring_buffer_offset;
1341 u32 ring_buffer_sz;
7786ab6a
SR		 1342 u8 is_warpdrive;
1343 u8 hide_ir_msg;
1344 u8 mfg_pg10_hide_flag;
1345 u8 hide_drives;
f92363d1
SR		 1346 spinlock_t diag_trigger_lock;
1347 u8 diag_trigger_active;
1348 struct SL_WH_MASTER_TRIGGER_T diag_trigger_master;
1349 struct SL_WH_EVENT_TRIGGERS_T diag_trigger_event;
1350 struct SL_WH_SCSI_TRIGGERS_T diag_trigger_scsi;
1351 struct SL_WH_MPI_TRIGGERS_T diag_trigger_mpi;
c696f7b8
SPS		 1352 void *device_remove_in_progress;
1353 u16 device_remove_in_progress_sz;
998f26ae 1354 u8 is_gen35_ioc;
81c16f83
SPS		 1355 u8 atomic_desc_capable;
1356 PUT_SMID_IO_FP_HIP put_smid_scsi_io;
1357 PUT_SMID_IO_FP_HIP put_smid_fast_path;
1358 PUT_SMID_IO_FP_HIP put_smid_hi_priority;
1359 PUT_SMID_DEFAULT put_smid_default;
aff39e61 1360 PUT_SMID_DEFAULT put_smid_nvme_encap;
81c16f83 1361
f92363d1
SR		 1362};
1363
1364typedef u8 (*MPT_CALLBACK)(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
1365 u32 reply);
1366
1367
1368/* base shared API */
1369extern struct list_head mpt3sas_ioc_list;
d357e84d 1370extern char driver_name[MPT_NAME_LENGTH];
08c4d550
SR		 1371/* spinlock on list operations over IOCs
1372 * Case: when multiple warpdrive cards(IOCs) are in use
1373 * Each IOC will added to the ioc list structure on initialization.
1374 * Watchdog threads run at regular intervals to check IOC for any
1375 * fault conditions which will trigger the dead_ioc thread to
1376 * deallocate pci resource, resulting deleting the IOC netry from list,
1377 * this deletion need to protected by spinlock to enusre that
1378 * ioc removal is syncrhonized, if not synchronized it might lead to
1379 * list_del corruption as the ioc list is traversed in cli path.
1380 */
1381extern spinlock_t gioc_lock;
d357e84d 1382
f92363d1
SR		 1383void mpt3sas_base_start_watchdog(struct MPT3SAS_ADAPTER *ioc);
1384void mpt3sas_base_stop_watchdog(struct MPT3SAS_ADAPTER *ioc);
1385
1386int mpt3sas_base_attach(struct MPT3SAS_ADAPTER *ioc);
1387void mpt3sas_base_detach(struct MPT3SAS_ADAPTER *ioc);
1388int mpt3sas_base_map_resources(struct MPT3SAS_ADAPTER *ioc);
1389void mpt3sas_base_free_resources(struct MPT3SAS_ADAPTER *ioc);
98c56ad3 1390int mpt3sas_base_hard_reset_handler(struct MPT3SAS_ADAPTER *ioc,
f92363d1
SR		 1391 enum reset_type type);
1392
1393void *mpt3sas_base_get_msg_frame(struct MPT3SAS_ADAPTER *ioc, u16 smid);
1394void *mpt3sas_base_get_sense_buffer(struct MPT3SAS_ADAPTER *ioc, u16 smid);
1395__le32 mpt3sas_base_get_sense_buffer_dma(struct MPT3SAS_ADAPTER *ioc,
1396 u16 smid);
016d5c35
SPS		 1397void *mpt3sas_base_get_pcie_sgl(struct MPT3SAS_ADAPTER *ioc, u16 smid);
1398void *mpt3sas_base_get_pcie_sgl_dma(struct MPT3SAS_ADAPTER *ioc, u16 smid);
5f0dfb7a 1399void mpt3sas_base_sync_reply_irqs(struct MPT3SAS_ADAPTER *ioc);
f92363d1
SR		 1400
1401/* hi-priority queue */
1402u16 mpt3sas_base_get_smid_hpr(struct MPT3SAS_ADAPTER *ioc, u8 cb_idx);
1403u16 mpt3sas_base_get_smid_scsiio(struct MPT3SAS_ADAPTER *ioc, u8 cb_idx,
1404 struct scsi_cmnd *scmd);
1405
1406u16 mpt3sas_base_get_smid(struct MPT3SAS_ADAPTER *ioc, u8 cb_idx);
1407void mpt3sas_base_free_smid(struct MPT3SAS_ADAPTER *ioc, u16 smid);
f92363d1
SR		 1408void mpt3sas_base_initialize_callback_handler(void);
1409u8 mpt3sas_base_register_callback_handler(MPT_CALLBACK cb_func);
1410void mpt3sas_base_release_callback_handler(u8 cb_idx);
1411
1412u8 mpt3sas_base_done(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
1413 u32 reply);
1414u8 mpt3sas_port_enable_done(struct MPT3SAS_ADAPTER *ioc, u16 smid,
1415 u8 msix_index, u32 reply);
1416void *mpt3sas_base_get_reply_virt_addr(struct MPT3SAS_ADAPTER *ioc,
1417 u32 phys_addr);
1418
1419u32 mpt3sas_base_get_iocstate(struct MPT3SAS_ADAPTER *ioc, int cooked);
1420
1421void mpt3sas_base_fault_info(struct MPT3SAS_ADAPTER *ioc , u16 fault_code);
1422int mpt3sas_base_sas_iounit_control(struct MPT3SAS_ADAPTER *ioc,
1423 Mpi2SasIoUnitControlReply_t *mpi_reply,
1424 Mpi2SasIoUnitControlRequest_t *mpi_request);
1425int mpt3sas_base_scsi_enclosure_processor(struct MPT3SAS_ADAPTER *ioc,
1426 Mpi2SepReply_t *mpi_reply, Mpi2SepRequest_t *mpi_request);
1427
1428void mpt3sas_base_validate_event_type(struct MPT3SAS_ADAPTER *ioc,
1429 u32 *event_type);
1430
1431void mpt3sas_halt_firmware(struct MPT3SAS_ADAPTER *ioc);
1432
1433void mpt3sas_base_update_missing_delay(struct MPT3SAS_ADAPTER *ioc,
1434 u16 device_missing_delay, u8 io_missing_delay);
1435
1436int mpt3sas_port_enable(struct MPT3SAS_ADAPTER *ioc);
1437
1438
1439/* scsih shared API */
1440u8 mpt3sas_scsih_event_callback(struct MPT3SAS_ADAPTER *ioc, u8 msix_index,
1441 u32 reply);
1442void mpt3sas_scsih_reset_handler(struct MPT3SAS_ADAPTER *ioc, int reset_phase);
1443
1444int mpt3sas_scsih_issue_tm(struct MPT3SAS_ADAPTER *ioc, u16 handle,
1445 uint channel, uint id, uint lun, u8 type, u16 smid_task,
96902835
CO		 1446 ulong timeout);
1447int mpt3sas_scsih_issue_locked_tm(struct MPT3SAS_ADAPTER *ioc, u16 handle,
1448 uint channel, uint id, uint lun, u8 type, u16 smid_task,
1449 ulong timeout);
1450
f92363d1
SR		 1451void mpt3sas_scsih_set_tm_flag(struct MPT3SAS_ADAPTER *ioc, u16 handle);
1452void mpt3sas_scsih_clear_tm_flag(struct MPT3SAS_ADAPTER *ioc, u16 handle);
1453void mpt3sas_expander_remove(struct MPT3SAS_ADAPTER *ioc, u64 sas_address);
1454void mpt3sas_device_remove_by_sas_address(struct MPT3SAS_ADAPTER *ioc,
1455 u64 sas_address);
fd0331b3
SS		 1456u8 mpt3sas_check_for_pending_internal_cmds(struct MPT3SAS_ADAPTER *ioc,
1457 u16 smid);
f92363d1
SR		 1458
1459struct _sas_node *mpt3sas_scsih_expander_find_by_handle(
1460 struct MPT3SAS_ADAPTER *ioc, u16 handle);
1461struct _sas_node *mpt3sas_scsih_expander_find_by_sas_address(
1462 struct MPT3SAS_ADAPTER *ioc, u64 sas_address);
d1cb5e49
SR		 1463struct _sas_device *mpt3sas_get_sdev_by_addr(
1464 struct MPT3SAS_ADAPTER *ioc, u64 sas_address);
1465struct _sas_device *__mpt3sas_get_sdev_by_addr(
1466 struct MPT3SAS_ADAPTER *ioc, u64 sas_address);
f92363d1
SR		 1467
1468void mpt3sas_port_enable_complete(struct MPT3SAS_ADAPTER *ioc);
c84b06a4
SR		 1469struct _raid_device *
1470mpt3sas_raid_device_find_by_handle(struct MPT3SAS_ADAPTER *ioc, u16 handle);
8a7e4c24 1471
f92363d1
SR		 1472/* config shared API */
1473u8 mpt3sas_config_done(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
1474 u32 reply);
1475int mpt3sas_config_get_number_hba_phys(struct MPT3SAS_ADAPTER *ioc,
1476 u8 *num_phys);
1477int mpt3sas_config_get_manufacturing_pg0(struct MPT3SAS_ADAPTER *ioc,
1478 Mpi2ConfigReply_t *mpi_reply, Mpi2ManufacturingPage0_t *config_page);
1479int mpt3sas_config_get_manufacturing_pg7(struct MPT3SAS_ADAPTER *ioc,
1480 Mpi2ConfigReply_t *mpi_reply, Mpi2ManufacturingPage7_t *config_page,
1481 u16 sz);
1482int mpt3sas_config_get_manufacturing_pg10(struct MPT3SAS_ADAPTER *ioc,
1483 Mpi2ConfigReply_t *mpi_reply,
1484 struct Mpi2ManufacturingPage10_t *config_page);
1485
1486int mpt3sas_config_get_manufacturing_pg11(struct MPT3SAS_ADAPTER *ioc,
1487 Mpi2ConfigReply_t *mpi_reply,
1488 struct Mpi2ManufacturingPage11_t *config_page);
1489int mpt3sas_config_set_manufacturing_pg11(struct MPT3SAS_ADAPTER *ioc,
1490 Mpi2ConfigReply_t *mpi_reply,
1491 struct Mpi2ManufacturingPage11_t *config_page);
1492
1493int mpt3sas_config_get_bios_pg2(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1494 *mpi_reply, Mpi2BiosPage2_t *config_page);
1495int mpt3sas_config_get_bios_pg3(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1496 *mpi_reply, Mpi2BiosPage3_t *config_page);
1497int mpt3sas_config_get_iounit_pg0(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1498 *mpi_reply, Mpi2IOUnitPage0_t *config_page);
1499int mpt3sas_config_get_sas_device_pg0(struct MPT3SAS_ADAPTER *ioc,
1500 Mpi2ConfigReply_t *mpi_reply, Mpi2SasDevicePage0_t *config_page,
1501 u32 form, u32 handle);
1502int mpt3sas_config_get_sas_device_pg1(struct MPT3SAS_ADAPTER *ioc,
1503 Mpi2ConfigReply_t *mpi_reply, Mpi2SasDevicePage1_t *config_page,
1504 u32 form, u32 handle);
1505int mpt3sas_config_get_sas_iounit_pg0(struct MPT3SAS_ADAPTER *ioc,
1506 Mpi2ConfigReply_t *mpi_reply, Mpi2SasIOUnitPage0_t *config_page,
1507 u16 sz);
1508int mpt3sas_config_get_iounit_pg1(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1509 *mpi_reply, Mpi2IOUnitPage1_t *config_page);
42263095
SR		 1510int mpt3sas_config_get_iounit_pg3(struct MPT3SAS_ADAPTER *ioc,
1511 Mpi2ConfigReply_t *mpi_reply, Mpi2IOUnitPage3_t *config_page, u16 sz);
f92363d1
SR		 1512int mpt3sas_config_set_iounit_pg1(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1513 *mpi_reply, Mpi2IOUnitPage1_t *config_page);
2d8ce8c9
SR		 1514int mpt3sas_config_get_iounit_pg8(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1515 *mpi_reply, Mpi2IOUnitPage8_t *config_page);
f92363d1
SR		 1516int mpt3sas_config_get_sas_iounit_pg1(struct MPT3SAS_ADAPTER *ioc,
1517 Mpi2ConfigReply_t *mpi_reply, Mpi2SasIOUnitPage1_t *config_page,
1518 u16 sz);
1519int mpt3sas_config_set_sas_iounit_pg1(struct MPT3SAS_ADAPTER *ioc,
1520 Mpi2ConfigReply_t *mpi_reply, Mpi2SasIOUnitPage1_t *config_page,
1521 u16 sz);
1522int mpt3sas_config_get_ioc_pg8(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1523 *mpi_reply, Mpi2IOCPage8_t *config_page);
1524int mpt3sas_config_get_expander_pg0(struct MPT3SAS_ADAPTER *ioc,
1525 Mpi2ConfigReply_t *mpi_reply, Mpi2ExpanderPage0_t *config_page,
1526 u32 form, u32 handle);
1527int mpt3sas_config_get_expander_pg1(struct MPT3SAS_ADAPTER *ioc,
1528 Mpi2ConfigReply_t *mpi_reply, Mpi2ExpanderPage1_t *config_page,
1529 u32 phy_number, u16 handle);
1530int mpt3sas_config_get_enclosure_pg0(struct MPT3SAS_ADAPTER *ioc,
1531 Mpi2ConfigReply_t *mpi_reply, Mpi2SasEnclosurePage0_t *config_page,
1532 u32 form, u32 handle);
1533int mpt3sas_config_get_phy_pg0(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1534 *mpi_reply, Mpi2SasPhyPage0_t *config_page, u32 phy_number);
1535int mpt3sas_config_get_phy_pg1(struct MPT3SAS_ADAPTER *ioc, Mpi2ConfigReply_t
1536 *mpi_reply, Mpi2SasPhyPage1_t *config_page, u32 phy_number);
1537int mpt3sas_config_get_raid_volume_pg1(struct MPT3SAS_ADAPTER *ioc,
1538 Mpi2ConfigReply_t *mpi_reply, Mpi2RaidVolPage1_t *config_page, u32 form,
1539 u32 handle);
1540int mpt3sas_config_get_number_pds(struct MPT3SAS_ADAPTER *ioc, u16 handle,
1541 u8 *num_pds);
1542int mpt3sas_config_get_raid_volume_pg0(struct MPT3SAS_ADAPTER *ioc,
1543 Mpi2ConfigReply_t *mpi_reply, Mpi2RaidVolPage0_t *config_page, u32 form,
1544 u32 handle, u16 sz);
1545int mpt3sas_config_get_phys_disk_pg0(struct MPT3SAS_ADAPTER *ioc,
1546 Mpi2ConfigReply_t *mpi_reply, Mpi2RaidPhysDiskPage0_t *config_page,
1547 u32 form, u32 form_specific);
1548int mpt3sas_config_get_volume_handle(struct MPT3SAS_ADAPTER *ioc, u16 pd_handle,
1549 u16 *volume_handle);
1550int mpt3sas_config_get_volume_wwid(struct MPT3SAS_ADAPTER *ioc,
1551 u16 volume_handle, u64 *wwid);
1552
1553/* ctl shared API */
1554extern struct device_attribute *mpt3sas_host_attrs[];
1555extern struct device_attribute *mpt3sas_dev_attrs[];
c84b06a4
SR		 1556void mpt3sas_ctl_init(ushort hbas_to_enumerate);
1557void mpt3sas_ctl_exit(ushort hbas_to_enumerate);
f92363d1
SR		 1558u8 mpt3sas_ctl_done(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
1559 u32 reply);
1560void mpt3sas_ctl_reset_handler(struct MPT3SAS_ADAPTER *ioc, int reset_phase);
1561u8 mpt3sas_ctl_event_callback(struct MPT3SAS_ADAPTER *ioc,
1562 u8 msix_index, u32 reply);
1563void mpt3sas_ctl_add_to_event_log(struct MPT3SAS_ADAPTER *ioc,
1564 Mpi2EventNotificationReply_t *mpi_reply);
1565
1566void mpt3sas_enable_diag_buffer(struct MPT3SAS_ADAPTER *ioc,
ad61dd30 1567 u8 bits_to_register);
f92363d1
SR		 1568int mpt3sas_send_diag_release(struct MPT3SAS_ADAPTER *ioc, u8 buffer_type,
1569 u8 *issue_reset);
1570
1571/* transport shared API */
7497392a 1572extern struct scsi_transport_template *mpt3sas_transport_template;
f92363d1
SR		 1573u8 mpt3sas_transport_done(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 msix_index,
1574 u32 reply);
1575struct _sas_port *mpt3sas_transport_port_add(struct MPT3SAS_ADAPTER *ioc,
1576 u16 handle, u64 sas_address);
1577void mpt3sas_transport_port_remove(struct MPT3SAS_ADAPTER *ioc, u64 sas_address,
1578 u64 sas_address_parent);
1579int mpt3sas_transport_add_host_phy(struct MPT3SAS_ADAPTER *ioc, struct _sas_phy
1580 *mpt3sas_phy, Mpi2SasPhyPage0_t phy_pg0, struct device *parent_dev);
1581int mpt3sas_transport_add_expander_phy(struct MPT3SAS_ADAPTER *ioc,
1582 struct _sas_phy *mpt3sas_phy, Mpi2ExpanderPage1_t expander_pg1,
1583 struct device *parent_dev);
1584void mpt3sas_transport_update_links(struct MPT3SAS_ADAPTER *ioc,
1585 u64 sas_address, u16 handle, u8 phy_number, u8 link_rate);
1586extern struct sas_function_template mpt3sas_transport_functions;
1587extern struct scsi_transport_template *mpt3sas_transport_template;
f92363d1
SR		 1588/* trigger data externs */
1589void mpt3sas_send_trigger_data_event(struct MPT3SAS_ADAPTER *ioc,
1590 struct SL_WH_TRIGGERS_EVENT_DATA_T *event_data);
1591void mpt3sas_process_trigger_data(struct MPT3SAS_ADAPTER *ioc,
1592 struct SL_WH_TRIGGERS_EVENT_DATA_T *event_data);
1593void mpt3sas_trigger_master(struct MPT3SAS_ADAPTER *ioc,
1594 u32 tigger_bitmask);
1595void mpt3sas_trigger_event(struct MPT3SAS_ADAPTER *ioc, u16 event,
1596 u16 log_entry_qualifier);
1597void mpt3sas_trigger_scsi(struct MPT3SAS_ADAPTER *ioc, u8 sense_key,
1598 u8 asc, u8 ascq);
1599void mpt3sas_trigger_mpi(struct MPT3SAS_ADAPTER *ioc, u16 ioc_status,
1600 u32 loginfo);
c84b06a4
SR		 1601
1602/* warpdrive APIs */
1603u8 mpt3sas_get_num_volumes(struct MPT3SAS_ADAPTER *ioc);
1604void mpt3sas_init_warpdrive_properties(struct MPT3SAS_ADAPTER *ioc,
1605 struct _raid_device *raid_device);
0a5149ba 1606u8
c84b06a4 1607mpt3sas_scsi_direct_io_get(struct MPT3SAS_ADAPTER *ioc, u16 smid);
0a5149ba 1608void
c84b06a4
SR		 1609mpt3sas_scsi_direct_io_set(struct MPT3SAS_ADAPTER *ioc, u16 smid, u8 direct_io);
1610void
1611mpt3sas_setup_direct_io(struct MPT3SAS_ADAPTER *ioc, struct scsi_cmnd *scmd,
016d5c35 1612 struct _raid_device *raid_device, Mpi25SCSIIORequest_t *mpi_request,
c84b06a4
SR		 1613 u16 smid);
1614
307d9075
AM		 1615/* NCQ Prio Handling Check */
1616bool scsih_ncq_prio_supp(struct scsi_device *sdev);
1617
f92363d1 1618#endif /* MPT3SAS_BASE_H_INCLUDED */
Linux 6.x block layer and io_uring tree(s)