[SCSI] lpfc 8.3.20: Critical fixes
[linux-2.6-block.git] / drivers / scsi / lpfc / lpfc_sli4.h
CommitLineData
da0436e9
JS
1/*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
3 * Fibre Channel Host Bus Adapters. *
4 * Copyright (C) 2009 Emulex. All rights reserved. *
5 * EMULEX and SLI are trademarks of Emulex. *
6 * www.emulex.com *
7 * *
8 * This program is free software; you can redistribute it and/or *
9 * modify it under the terms of version 2 of the GNU General *
10 * Public License as published by the Free Software Foundation. *
11 * This program is distributed in the hope that it will be useful. *
12 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
13 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
14 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
15 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
16 * TO BE LEGALLY INVALID. See the GNU General Public License for *
17 * more details, a copy of which can be found in the file COPYING *
18 * included with this package. *
19 *******************************************************************/
20
21#define LPFC_ACTIVE_MBOX_WAIT_CNT 100
5af5eee7
JS
22#define LPFC_XRI_EXCH_BUSY_WAIT_TMO 10000
23#define LPFC_XRI_EXCH_BUSY_WAIT_T1 10
24#define LPFC_XRI_EXCH_BUSY_WAIT_T2 30000
da0436e9
JS
25#define LPFC_RELEASE_NOTIFICATION_INTERVAL 32
26#define LPFC_GET_QE_REL_INT 32
27#define LPFC_RPI_LOW_WATER_MARK 10
ecfd03c6 28
a93ff37a
JS
29#define LPFC_UNREG_FCF 1
30#define LPFC_SKIP_UNREG_FCF 0
31
ecfd03c6
JS
32/* Amount of time in seconds for waiting FCF rediscovery to complete */
33#define LPFC_FCF_REDISCOVER_WAIT_TMO 2000 /* msec */
34
da0436e9
JS
35/* Number of SGL entries can be posted in a 4KB nonembedded mbox command */
36#define LPFC_NEMBED_MBOX_SGL_CNT 254
37
38/* Multi-queue arrangement for fast-path FCP work queues */
39#define LPFC_FN_EQN_MAX 8
40#define LPFC_SP_EQN_DEF 1
def9c7a9 41#define LPFC_FP_EQN_DEF 4
da0436e9
JS
42#define LPFC_FP_EQN_MIN 1
43#define LPFC_FP_EQN_MAX (LPFC_FN_EQN_MAX - LPFC_SP_EQN_DEF)
44
45#define LPFC_FN_WQN_MAX 32
46#define LPFC_SP_WQN_DEF 1
47#define LPFC_FP_WQN_DEF 4
48#define LPFC_FP_WQN_MIN 1
49#define LPFC_FP_WQN_MAX (LPFC_FN_WQN_MAX - LPFC_SP_WQN_DEF)
50
51/*
52 * Provide the default FCF Record attributes used by the driver
53 * when nonFIP mode is configured and there is no other default
54 * FCF Record attributes.
55 */
56#define LPFC_FCOE_FCF_DEF_INDEX 0
57#define LPFC_FCOE_FCF_GET_FIRST 0xFFFF
58#define LPFC_FCOE_FCF_NEXT_NONE 0xFFFF
59
dbb6b3ab
JS
60#define LPFC_FCOE_NULL_VID 0xFFF
61#define LPFC_FCOE_IGNORE_VID 0xFFFF
62
da0436e9
JS
63/* First 3 bytes of default FCF MAC is specified by FC_MAP */
64#define LPFC_FCOE_FCF_MAC3 0xFF
65#define LPFC_FCOE_FCF_MAC4 0xFF
66#define LPFC_FCOE_FCF_MAC5 0xFE
67#define LPFC_FCOE_FCF_MAP0 0x0E
68#define LPFC_FCOE_FCF_MAP1 0xFC
69#define LPFC_FCOE_FCF_MAP2 0x00
98fc5dd9 70#define LPFC_FCOE_MAX_RCV_SIZE 0x800
da0436e9
JS
71#define LPFC_FCOE_FKA_ADV_PER 0
72#define LPFC_FCOE_FIP_PRIORITY 0x80
73
6669f9bb
JS
74#define sli4_sid_from_fc_hdr(fc_hdr) \
75 ((fc_hdr)->fh_s_id[0] << 16 | \
76 (fc_hdr)->fh_s_id[1] << 8 | \
77 (fc_hdr)->fh_s_id[2])
78
5ffc266e
JS
79#define sli4_fctl_from_fc_hdr(fc_hdr) \
80 ((fc_hdr)->fh_f_ctl[0] << 16 | \
81 (fc_hdr)->fh_f_ctl[1] << 8 | \
82 (fc_hdr)->fh_f_ctl[2])
83
da0436e9
JS
84enum lpfc_sli4_queue_type {
85 LPFC_EQ,
86 LPFC_GCQ,
87 LPFC_MCQ,
88 LPFC_WCQ,
89 LPFC_RCQ,
90 LPFC_MQ,
91 LPFC_WQ,
92 LPFC_HRQ,
93 LPFC_DRQ
94};
95
96/* The queue sub-type defines the functional purpose of the queue */
97enum lpfc_sli4_queue_subtype {
98 LPFC_NONE,
99 LPFC_MBOX,
100 LPFC_FCP,
101 LPFC_ELS,
102 LPFC_USOL
103};
104
105union sli4_qe {
106 void *address;
107 struct lpfc_eqe *eqe;
108 struct lpfc_cqe *cqe;
109 struct lpfc_mcqe *mcqe;
110 struct lpfc_wcqe_complete *wcqe_complete;
111 struct lpfc_wcqe_release *wcqe_release;
112 struct sli4_wcqe_xri_aborted *wcqe_xri_aborted;
113 struct lpfc_rcqe_complete *rcqe_complete;
114 struct lpfc_mqe *mqe;
115 union lpfc_wqe *wqe;
116 struct lpfc_rqe *rqe;
117};
118
119struct lpfc_queue {
120 struct list_head list;
121 enum lpfc_sli4_queue_type type;
122 enum lpfc_sli4_queue_subtype subtype;
123 struct lpfc_hba *phba;
124 struct list_head child_list;
125 uint32_t entry_count; /* Number of entries to support on the queue */
126 uint32_t entry_size; /* Size of each queue entry. */
127 uint32_t queue_id; /* Queue ID assigned by the hardware */
128 struct list_head page_list;
129 uint32_t page_count; /* Number of pages allocated for this queue */
130
131 uint32_t host_index; /* The host's index for putting or getting */
132 uint32_t hba_index; /* The last known hba index for get or put */
133 union sli4_qe qe[1]; /* array to index entries (must be last) */
134};
135
da0436e9
JS
136struct lpfc_sli4_link {
137 uint8_t speed;
138 uint8_t duplex;
139 uint8_t status;
140 uint8_t physical;
141 uint8_t fault;
65467b6b 142 uint16_t logical_speed;
da0436e9
JS
143};
144
ecfd03c6
JS
145struct lpfc_fcf_rec {
146 uint8_t fabric_name[8];
147 uint8_t switch_name[8];
da0436e9
JS
148 uint8_t mac_addr[6];
149 uint16_t fcf_indx;
ecfd03c6
JS
150 uint32_t priority;
151 uint16_t vlan_id;
152 uint32_t addr_mode;
153 uint32_t flag;
154#define BOOT_ENABLE 0x01
155#define RECORD_VALID 0x02
156};
157
158struct lpfc_fcf {
da0436e9
JS
159 uint16_t fcfi;
160 uint32_t fcf_flag;
161#define FCF_AVAILABLE 0x01 /* FCF available for discovery */
162#define FCF_REGISTERED 0x02 /* FCF registered with FW */
ecfd03c6
JS
163#define FCF_SCAN_DONE 0x04 /* FCF table scan done */
164#define FCF_IN_USE 0x08 /* Atleast one discovery completed */
0c9ab6f5
JS
165#define FCF_INIT_DISC 0x10 /* Initial FCF discovery */
166#define FCF_DEAD_DISC 0x20 /* FCF DEAD fast FCF failover discovery */
167#define FCF_ACVL_DISC 0x40 /* All CVL fast FCF failover discovery */
168#define FCF_DISCOVERY (FCF_INIT_DISC | FCF_DEAD_DISC | FCF_ACVL_DISC)
169#define FCF_REDISC_PEND 0x80 /* FCF rediscovery pending */
170#define FCF_REDISC_EVT 0x100 /* FCF rediscovery event to worker thread */
171#define FCF_REDISC_FOV 0x200 /* Post FCF rediscovery fast failover */
a93ff37a 172#define FCF_REDISC_PROG (FCF_REDISC_PEND | FCF_REDISC_EVT)
da0436e9 173 uint32_t addr_mode;
999d813f 174 uint32_t eligible_fcf_cnt;
ecfd03c6
JS
175 struct lpfc_fcf_rec current_rec;
176 struct lpfc_fcf_rec failover_rec;
177 struct timer_list redisc_wait;
0c9ab6f5 178 unsigned long *fcf_rr_bmask; /* Eligible FCF indexes for RR failover */
da0436e9
JS
179};
180
0c9ab6f5
JS
181/*
182 * Maximum FCF table index, it is for driver internal book keeping, it
183 * just needs to be no less than the supported HBA's FCF table size.
184 */
185#define LPFC_SLI4_FCF_TBL_INDX_MAX 32
186
da0436e9
JS
187#define LPFC_REGION23_SIGNATURE "RG23"
188#define LPFC_REGION23_VERSION 1
189#define LPFC_REGION23_LAST_REC 0xff
a0c87cbd
JS
190#define DRIVER_SPECIFIC_TYPE 0xA2
191#define LINUX_DRIVER_ID 0x20
192#define PORT_STE_TYPE 0x1
193
da0436e9
JS
194struct lpfc_fip_param_hdr {
195 uint8_t type;
196#define FCOE_PARAM_TYPE 0xA0
197 uint8_t length;
198#define FCOE_PARAM_LENGTH 2
199 uint8_t parm_version;
200#define FIPP_VERSION 0x01
201 uint8_t parm_flags;
202#define lpfc_fip_param_hdr_fipp_mode_SHIFT 6
203#define lpfc_fip_param_hdr_fipp_mode_MASK 0x3
204#define lpfc_fip_param_hdr_fipp_mode_WORD parm_flags
6a9c52cf 205#define FIPP_MODE_ON 0x1
da0436e9
JS
206#define FIPP_MODE_OFF 0x0
207#define FIPP_VLAN_VALID 0x1
208};
209
210struct lpfc_fcoe_params {
211 uint8_t fc_map[3];
212 uint8_t reserved1;
213 uint16_t vlan_tag;
214 uint8_t reserved[2];
215};
216
217struct lpfc_fcf_conn_hdr {
218 uint8_t type;
219#define FCOE_CONN_TBL_TYPE 0xA1
220 uint8_t length; /* words */
221 uint8_t reserved[2];
222};
223
224struct lpfc_fcf_conn_rec {
225 uint16_t flags;
226#define FCFCNCT_VALID 0x0001
227#define FCFCNCT_BOOT 0x0002
228#define FCFCNCT_PRIMARY 0x0004 /* if not set, Secondary */
229#define FCFCNCT_FBNM_VALID 0x0008
230#define FCFCNCT_SWNM_VALID 0x0010
231#define FCFCNCT_VLAN_VALID 0x0020
232#define FCFCNCT_AM_VALID 0x0040
233#define FCFCNCT_AM_PREFERRED 0x0080 /* if not set, AM Required */
234#define FCFCNCT_AM_SPMA 0x0100 /* if not set, FPMA */
235
236 uint16_t vlan_tag;
237 uint8_t fabric_name[8];
238 uint8_t switch_name[8];
239};
240
241struct lpfc_fcf_conn_entry {
242 struct list_head list;
243 struct lpfc_fcf_conn_rec conn_rec;
244};
245
246/*
247 * Define the host's bootstrap mailbox. This structure contains
248 * the member attributes needed to create, use, and destroy the
249 * bootstrap mailbox region.
250 *
251 * The macro definitions for the bmbx data structure are defined
252 * in lpfc_hw4.h with the register definition.
253 */
254struct lpfc_bmbx {
255 struct lpfc_dmabuf *dmabuf;
256 struct dma_address dma_address;
257 void *avirt;
258 dma_addr_t aphys;
259 uint32_t bmbx_size;
260};
261
262#define LPFC_EQE_SIZE LPFC_EQE_SIZE_4
263
264#define LPFC_EQE_SIZE_4B 4
265#define LPFC_EQE_SIZE_16B 16
266#define LPFC_CQE_SIZE 16
267#define LPFC_WQE_SIZE 64
268#define LPFC_MQE_SIZE 256
269#define LPFC_RQE_SIZE 8
270
271#define LPFC_EQE_DEF_COUNT 1024
272#define LPFC_CQE_DEF_COUNT 256
f1126688 273#define LPFC_WQE_DEF_COUNT 256
da0436e9
JS
274#define LPFC_MQE_DEF_COUNT 16
275#define LPFC_RQE_DEF_COUNT 512
276
277#define LPFC_QUEUE_NOARM false
278#define LPFC_QUEUE_REARM true
279
280
281/*
282 * SLI4 CT field defines
283 */
284#define SLI4_CT_RPI 0
285#define SLI4_CT_VPI 1
286#define SLI4_CT_VFI 2
287#define SLI4_CT_FCFI 3
288
28baac74
JS
289#define LPFC_SLI4_FL1_MAX_SEGMENT_SIZE 0x10000
290#define LPFC_SLI4_FL1_MAX_BUF_SIZE 0X2000
291#define LPFC_SLI4_MIN_BUF_SIZE 0x400
292#define LPFC_SLI4_MAX_BUF_SIZE 0x20000
da0436e9
JS
293
294/*
295 * SLI4 specific data structures
296 */
297struct lpfc_max_cfg_param {
298 uint16_t max_xri;
299 uint16_t xri_base;
300 uint16_t xri_used;
301 uint16_t max_rpi;
302 uint16_t rpi_base;
303 uint16_t rpi_used;
304 uint16_t max_vpi;
305 uint16_t vpi_base;
306 uint16_t vpi_used;
307 uint16_t max_vfi;
308 uint16_t vfi_base;
309 uint16_t vfi_used;
310 uint16_t max_fcfi;
311 uint16_t fcfi_base;
312 uint16_t fcfi_used;
313 uint16_t max_eq;
314 uint16_t max_rq;
315 uint16_t max_cq;
316 uint16_t max_wq;
317};
318
319struct lpfc_hba;
320/* SLI4 HBA multi-fcp queue handler struct */
321struct lpfc_fcp_eq_hdl {
322 uint32_t idx;
323 struct lpfc_hba *phba;
324};
325
28baac74
JS
326/* Port Capabilities for SLI4 Parameters */
327struct lpfc_pc_sli4_params {
328 uint32_t supported;
329 uint32_t if_type;
330 uint32_t sli_rev;
331 uint32_t sli_family;
332 uint32_t featurelevel_1;
333 uint32_t featurelevel_2;
334 uint32_t proto_types;
335#define LPFC_SLI4_PROTO_FCOE 0x0000001
336#define LPFC_SLI4_PROTO_FC 0x0000002
337#define LPFC_SLI4_PROTO_NIC 0x0000004
338#define LPFC_SLI4_PROTO_ISCSI 0x0000008
339#define LPFC_SLI4_PROTO_RDMA 0x0000010
340 uint32_t sge_supp_len;
341 uint32_t if_page_sz;
342 uint32_t rq_db_window;
343 uint32_t loopbk_scope;
344 uint32_t eq_pages_max;
345 uint32_t eqe_size;
346 uint32_t cq_pages_max;
347 uint32_t cqe_size;
348 uint32_t mq_pages_max;
349 uint32_t mqe_size;
350 uint32_t mq_elem_cnt;
351 uint32_t wq_pages_max;
352 uint32_t wqe_size;
353 uint32_t rq_pages_max;
354 uint32_t rqe_size;
355 uint32_t hdr_pages_max;
356 uint32_t hdr_size;
357 uint32_t hdr_pp_align;
358 uint32_t sgl_pages_max;
359 uint32_t sgl_pp_align;
360};
361
da0436e9
JS
362/* SLI4 HBA data structure entries */
363struct lpfc_sli4_hba {
364 void __iomem *conf_regs_memmap_p; /* Kernel memory mapped address for
365 PCI BAR0, config space registers */
366 void __iomem *ctrl_regs_memmap_p; /* Kernel memory mapped address for
367 PCI BAR1, control registers */
368 void __iomem *drbl_regs_memmap_p; /* Kernel memory mapped address for
369 PCI BAR2, doorbell registers */
370 /* BAR0 PCI config space register memory map */
371 void __iomem *UERRLOregaddr; /* Address to UERR_STATUS_LO register */
372 void __iomem *UERRHIregaddr; /* Address to UERR_STATUS_HI register */
a747c9ce
JS
373 void __iomem *UEMASKLOregaddr; /* Address to UE_MASK_LO register */
374 void __iomem *UEMASKHIregaddr; /* Address to UE_MASK_HI register */
28baac74 375 void __iomem *SLIINTFregaddr; /* Address to SLI_INTF register */
da0436e9
JS
376 /* BAR1 FCoE function CSR register memory map */
377 void __iomem *STAregaddr; /* Address to HST_STATE register */
378 void __iomem *ISRregaddr; /* Address to HST_ISR register */
379 void __iomem *IMRregaddr; /* Address to HST_IMR register */
380 void __iomem *ISCRregaddr; /* Address to HST_ISCR register */
381 /* BAR2 VF-0 doorbell register memory map */
382 void __iomem *RQDBregaddr; /* Address to RQ_DOORBELL register */
383 void __iomem *WQDBregaddr; /* Address to WQ_DOORBELL register */
384 void __iomem *EQCQDBregaddr; /* Address to EQCQ_DOORBELL register */
385 void __iomem *MQDBregaddr; /* Address to MQ_DOORBELL register */
386 void __iomem *BMBXregaddr; /* Address to BootStrap MBX register */
387
a747c9ce
JS
388 uint32_t ue_mask_lo;
389 uint32_t ue_mask_hi;
28baac74
JS
390 struct lpfc_register sli_intf;
391 struct lpfc_pc_sli4_params pc_sli4_params;
da0436e9
JS
392 struct msix_entry *msix_entries;
393 uint32_t cfg_eqn;
75baf696 394 uint32_t msix_vec_nr;
da0436e9
JS
395 struct lpfc_fcp_eq_hdl *fcp_eq_hdl; /* FCP per-WQ handle */
396 /* Pointers to the constructed SLI4 queues */
397 struct lpfc_queue **fp_eq; /* Fast-path event queue */
398 struct lpfc_queue *sp_eq; /* Slow-path event queue */
399 struct lpfc_queue **fcp_wq;/* Fast-path FCP work queue */
400 struct lpfc_queue *mbx_wq; /* Slow-path MBOX work queue */
401 struct lpfc_queue *els_wq; /* Slow-path ELS work queue */
402 struct lpfc_queue *hdr_rq; /* Slow-path Header Receive queue */
403 struct lpfc_queue *dat_rq; /* Slow-path Data Receive queue */
404 struct lpfc_queue **fcp_cq;/* Fast-path FCP compl queue */
405 struct lpfc_queue *mbx_cq; /* Slow-path mailbox complete queue */
406 struct lpfc_queue *els_cq; /* Slow-path ELS response complete queue */
da0436e9
JS
407
408 /* Setup information for various queue parameters */
409 int eq_esize;
410 int eq_ecount;
411 int cq_esize;
412 int cq_ecount;
413 int wq_esize;
414 int wq_ecount;
415 int mq_esize;
416 int mq_ecount;
417 int rq_esize;
418 int rq_ecount;
419#define LPFC_SP_EQ_MAX_INTR_SEC 10000
420#define LPFC_FP_EQ_MAX_INTR_SEC 10000
421
422 uint32_t intr_enable;
423 struct lpfc_bmbx bmbx;
424 struct lpfc_max_cfg_param max_cfg_param;
425 uint16_t next_xri; /* last_xri - max_cfg_param.xri_base = used */
426 uint16_t next_rpi;
427 uint16_t scsi_xri_max;
428 uint16_t scsi_xri_cnt;
429 struct list_head lpfc_free_sgl_list;
430 struct list_head lpfc_sgl_list;
431 struct lpfc_sglq **lpfc_els_sgl_array;
432 struct list_head lpfc_abts_els_sgl_list;
433 struct lpfc_scsi_buf **lpfc_scsi_psb_array;
434 struct list_head lpfc_abts_scsi_buf_list;
435 uint32_t total_sglq_bufs;
436 struct lpfc_sglq **lpfc_sglq_active_list;
437 struct list_head lpfc_rpi_hdr_list;
438 unsigned long *rpi_bmask;
439 uint16_t rpi_count;
440 struct lpfc_sli4_flags sli4_flags;
45ed1190 441 struct list_head sp_queue_event;
da0436e9
JS
442 struct list_head sp_cqe_event_pool;
443 struct list_head sp_asynce_work_queue;
444 struct list_head sp_fcp_xri_aborted_work_queue;
445 struct list_head sp_els_xri_aborted_work_queue;
446 struct list_head sp_unsol_work_queue;
447 struct lpfc_sli4_link link_state;
448 spinlock_t abts_scsi_buf_list_lock; /* list of aborted SCSI IOs */
449 spinlock_t abts_sgl_list_lock; /* list of aborted els IOs */
450};
451
452enum lpfc_sge_type {
453 GEN_BUFF_TYPE,
454 SCSI_BUFF_TYPE
455};
456
0f65ff68
JS
457enum lpfc_sgl_state {
458 SGL_FREED,
459 SGL_ALLOCATED,
460 SGL_XRI_ABORTED
461};
462
da0436e9
JS
463struct lpfc_sglq {
464 /* lpfc_sglqs are used in double linked lists */
465 struct list_head list;
466 struct list_head clist;
467 enum lpfc_sge_type buff_type; /* is this a scsi sgl */
0f65ff68 468 enum lpfc_sgl_state state;
19ca7609 469 struct lpfc_nodelist *ndlp; /* ndlp associated with IO */
da0436e9
JS
470 uint16_t iotag; /* pre-assigned IO tag */
471 uint16_t sli4_xritag; /* pre-assigned XRI, (OXID) tag. */
472 struct sli4_sge *sgl; /* pre-assigned SGL */
473 void *virt; /* virtual address. */
474 dma_addr_t phys; /* physical address */
475};
476
477struct lpfc_rpi_hdr {
478 struct list_head list;
479 uint32_t len;
480 struct lpfc_dmabuf *dmabuf;
481 uint32_t page_count;
482 uint32_t start_rpi;
483};
484
485/*
486 * SLI4 specific function prototypes
487 */
488int lpfc_pci_function_reset(struct lpfc_hba *);
489int lpfc_sli4_hba_setup(struct lpfc_hba *);
da0436e9
JS
490int lpfc_sli4_config(struct lpfc_hba *, struct lpfcMboxq *, uint8_t,
491 uint8_t, uint32_t, bool);
492void lpfc_sli4_mbox_cmd_free(struct lpfc_hba *, struct lpfcMboxq *);
493void lpfc_sli4_mbx_sge_set(struct lpfcMboxq *, uint32_t, dma_addr_t, uint32_t);
494void lpfc_sli4_mbx_sge_get(struct lpfcMboxq *, uint32_t,
495 struct lpfc_mbx_sge *);
0c9ab6f5
JS
496int lpfc_sli4_mbx_read_fcf_rec(struct lpfc_hba *, struct lpfcMboxq *,
497 uint16_t);
da0436e9
JS
498
499void lpfc_sli4_hba_reset(struct lpfc_hba *);
500struct lpfc_queue *lpfc_sli4_queue_alloc(struct lpfc_hba *, uint32_t,
501 uint32_t);
502void lpfc_sli4_queue_free(struct lpfc_queue *);
503uint32_t lpfc_eq_create(struct lpfc_hba *, struct lpfc_queue *, uint16_t);
504uint32_t lpfc_cq_create(struct lpfc_hba *, struct lpfc_queue *,
505 struct lpfc_queue *, uint32_t, uint32_t);
b19a061a
JS
506int32_t lpfc_mq_create(struct lpfc_hba *, struct lpfc_queue *,
507 struct lpfc_queue *, uint32_t);
da0436e9
JS
508uint32_t lpfc_wq_create(struct lpfc_hba *, struct lpfc_queue *,
509 struct lpfc_queue *, uint32_t);
510uint32_t lpfc_rq_create(struct lpfc_hba *, struct lpfc_queue *,
511 struct lpfc_queue *, struct lpfc_queue *, uint32_t);
512uint32_t lpfc_eq_destroy(struct lpfc_hba *, struct lpfc_queue *);
513uint32_t lpfc_cq_destroy(struct lpfc_hba *, struct lpfc_queue *);
514uint32_t lpfc_mq_destroy(struct lpfc_hba *, struct lpfc_queue *);
515uint32_t lpfc_wq_destroy(struct lpfc_hba *, struct lpfc_queue *);
516uint32_t lpfc_rq_destroy(struct lpfc_hba *, struct lpfc_queue *,
517 struct lpfc_queue *);
518int lpfc_sli4_queue_setup(struct lpfc_hba *);
519void lpfc_sli4_queue_unset(struct lpfc_hba *);
520int lpfc_sli4_post_sgl(struct lpfc_hba *, dma_addr_t, dma_addr_t, uint16_t);
521int lpfc_sli4_repost_scsi_sgl_list(struct lpfc_hba *);
da0436e9
JS
522uint16_t lpfc_sli4_next_xritag(struct lpfc_hba *);
523int lpfc_sli4_post_async_mbox(struct lpfc_hba *);
524int lpfc_sli4_post_sgl_list(struct lpfc_hba *phba);
525int lpfc_sli4_post_scsi_sgl_block(struct lpfc_hba *, struct list_head *, int);
526struct lpfc_cq_event *__lpfc_sli4_cq_event_alloc(struct lpfc_hba *);
527struct lpfc_cq_event *lpfc_sli4_cq_event_alloc(struct lpfc_hba *);
528void __lpfc_sli4_cq_event_release(struct lpfc_hba *, struct lpfc_cq_event *);
529void lpfc_sli4_cq_event_release(struct lpfc_hba *, struct lpfc_cq_event *);
530int lpfc_sli4_init_rpi_hdrs(struct lpfc_hba *);
531int lpfc_sli4_post_rpi_hdr(struct lpfc_hba *, struct lpfc_rpi_hdr *);
532int lpfc_sli4_post_all_rpi_hdrs(struct lpfc_hba *);
533struct lpfc_rpi_hdr *lpfc_sli4_create_rpi_hdr(struct lpfc_hba *);
534void lpfc_sli4_remove_rpi_hdrs(struct lpfc_hba *);
535int lpfc_sli4_alloc_rpi(struct lpfc_hba *);
d7c47992 536void __lpfc_sli4_free_rpi(struct lpfc_hba *, int);
da0436e9
JS
537void lpfc_sli4_free_rpi(struct lpfc_hba *, int);
538void lpfc_sli4_remove_rpis(struct lpfc_hba *);
539void lpfc_sli4_async_event_proc(struct lpfc_hba *);
ecfd03c6 540void lpfc_sli4_fcf_redisc_event_proc(struct lpfc_hba *);
da0436e9
JS
541int lpfc_sli4_resume_rpi(struct lpfc_nodelist *);
542void lpfc_sli4_fcp_xri_abort_event_proc(struct lpfc_hba *);
543void lpfc_sli4_els_xri_abort_event_proc(struct lpfc_hba *);
544void lpfc_sli4_fcp_xri_aborted(struct lpfc_hba *,
545 struct sli4_wcqe_xri_aborted *);
546void lpfc_sli4_els_xri_aborted(struct lpfc_hba *,
547 struct sli4_wcqe_xri_aborted *);
548int lpfc_sli4_brdreset(struct lpfc_hba *);
549int lpfc_sli4_add_fcf_record(struct lpfc_hba *, struct fcf_record *);
550void lpfc_sli_remove_dflt_fcf(struct lpfc_hba *);
551int lpfc_sli4_get_els_iocb_cnt(struct lpfc_hba *);
76a95d75 552int lpfc_sli4_init_vpi(struct lpfc_vport *);
da0436e9
JS
553uint32_t lpfc_sli4_cq_release(struct lpfc_queue *, bool);
554uint32_t lpfc_sli4_eq_release(struct lpfc_queue *, bool);
555void lpfc_sli4_fcfi_unreg(struct lpfc_hba *, uint16_t);
0c9ab6f5
JS
556int lpfc_sli4_fcf_scan_read_fcf_rec(struct lpfc_hba *, uint16_t);
557int lpfc_sli4_fcf_rr_read_fcf_rec(struct lpfc_hba *, uint16_t);
558int lpfc_sli4_read_fcf_rec(struct lpfc_hba *, uint16_t);
559void lpfc_mbx_cmpl_fcf_scan_read_fcf_rec(struct lpfc_hba *, LPFC_MBOXQ_t *);
560void lpfc_mbx_cmpl_fcf_rr_read_fcf_rec(struct lpfc_hba *, LPFC_MBOXQ_t *);
561void lpfc_mbx_cmpl_read_fcf_rec(struct lpfc_hba *, LPFC_MBOXQ_t *);
562int lpfc_sli4_unregister_fcf(struct lpfc_hba *);
da0436e9
JS
563int lpfc_sli4_post_status_check(struct lpfc_hba *);
564uint8_t lpfc_sli4_mbox_opcode_get(struct lpfc_hba *, struct lpfcMboxq *);
565