[SCSI] lpfc 8.3.35: Expand I/O channel support for large systems
[linux-2.6-block.git] / drivers / scsi / lpfc / lpfc.h
CommitLineData
dea3101e 1/*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
c44ce173 3 * Fibre Channel Host Bus Adapters. *
d4379acd 4 * Copyright (C) 2004-2012 Emulex. All rights reserved. *
c44ce173 5 * EMULEX and SLI are trademarks of Emulex. *
dea3101e 6 * www.emulex.com *
c44ce173 7 * Portions Copyright (C) 2004-2005 Christoph Hellwig *
dea3101e 8 * *
9 * This program is free software; you can redistribute it and/or *
c44ce173
JSEC
10 * modify it under the terms of version 2 of the GNU General *
11 * Public License as published by the Free Software Foundation. *
12 * This program is distributed in the hope that it will be useful. *
13 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
14 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
15 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
16 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
17 * TO BE LEGALLY INVALID. See the GNU General Public License for *
18 * more details, a copy of which can be found in the file COPYING *
19 * included with this package. *
dea3101e 20 *******************************************************************/
21
2e0fef85 22#include <scsi/scsi_host.h>
88a2cfbb
JS
23
24#if defined(CONFIG_DEBUG_FS) && !defined(CONFIG_SCSI_LPFC_DEBUG_FS)
25#define CONFIG_SCSI_LPFC_DEBUG_FS
26#endif
27
dea3101e 28struct lpfc_sli2_slim;
29
3772a991
JS
30#define LPFC_PCI_DEV_LP 0x1
31#define LPFC_PCI_DEV_OC 0x2
32
33#define LPFC_SLI_REV2 2
34#define LPFC_SLI_REV3 3
35#define LPFC_SLI_REV4 4
36
97eab634 37#define LPFC_MAX_TARGET 4096 /* max number of targets supported */
e17da18e
JS
38#define LPFC_MAX_DISC_THREADS 64 /* max outstanding discovery els
39 requests */
40#define LPFC_MAX_NS_RETRY 3 /* Number of retry attempts to contact
41 the NameServer before giving up. */
445cf4f4 42#define LPFC_CMD_PER_LUN 3 /* max outstanding cmds per lun */
81301a9b 43#define LPFC_DEFAULT_SG_SEG_CNT 64 /* sg element count per scsi cmnd */
e2aed29f
JS
44#define LPFC_DEFAULT_MENLO_SG_SEG_CNT 128 /* sg element count per scsi
45 cmnd for menlo needs nearly twice as for firmware
46 downloads using bsg */
81301a9b
JS
47#define LPFC_DEFAULT_PROT_SG_SEG_CNT 4096 /* sg protection elements count */
48#define LPFC_MAX_SG_SEG_CNT 4096 /* sg element count per scsi cmnd */
0558056c 49#define LPFC_MAX_SGE_SIZE 0x80000000 /* Maximum data allowed in a SGE */
81301a9b 50#define LPFC_MAX_PROT_SG_SEG_CNT 4096 /* prot sg element count per scsi cmd*/
dea3101e 51#define LPFC_IOCB_LIST_CNT 2250 /* list of IOCBs for fast-path usage. */
445cf4f4 52#define LPFC_Q_RAMP_UP_INTERVAL 120 /* lun q_depth ramp up interval */
495a714c 53#define LPFC_VNAME_LEN 100 /* vport symbolic name length */
977b5a0a
JS
54#define LPFC_TGTQ_INTERVAL 40000 /* Min amount of time between tgt
55 queue depth change in millisecs */
56#define LPFC_TGTQ_RAMPUP_PCENT 5 /* Target queue rampup in percentage */
7dc517df 57#define LPFC_MIN_TGT_QDEPTH 10
977b5a0a 58#define LPFC_MAX_TGT_QDEPTH 0xFFFF
dea3101e 59
ea2151b4
JS
60#define LPFC_MAX_BUCKET_COUNT 20 /* Maximum no. of buckets for stat data
61 collection. */
92d7f7b0
JS
62/*
63 * Following time intervals are used of adjusting SCSI device
64 * queue depths when there are driver resource error or Firmware
65 * resource error.
66 */
67#define QUEUE_RAMP_DOWN_INTERVAL (1 * HZ) /* 1 Second */
68#define QUEUE_RAMP_UP_INTERVAL (300 * HZ) /* 5 minutes */
69
70/* Number of exchanges reserved for discovery to complete */
71#define LPFC_DISC_IOCB_BUFF_COUNT 20
72
858c9f6c 73#define LPFC_HB_MBOX_INTERVAL 5 /* Heart beat interval in seconds. */
311464ec 74#define LPFC_HB_MBOX_TIMEOUT 30 /* Heart beat timeout in seconds. */
858c9f6c 75
ba20c853
JS
76#define LPFC_LOOK_AHEAD_OFF 0 /* Look ahead logic is turned off */
77
9399627f
JS
78/* Error Attention event polling interval */
79#define LPFC_ERATT_POLL_INTERVAL 5 /* EATT poll interval in seconds */
80
dea3101e 81/* Define macros for 64 bit support */
82#define putPaddrLow(addr) ((uint32_t) (0xffffffff & (u64)(addr)))
83#define putPaddrHigh(addr) ((uint32_t) (0xffffffff & (((u64)(addr))>>32)))
84#define getPaddr(high, low) ((dma_addr_t)( \
85 (( (u64)(high)<<16 ) << 16)|( (u64)(low))))
86/* Provide maximum configuration definitions. */
87#define LPFC_DRVR_TIMEOUT 16 /* driver iocb timeout value in sec */
dea3101e 88#define FC_MAX_ADPTMSG 64
89
90#define MAX_HBAEVT 32
91
9399627f
JS
92/* Number of MSI-X vectors the driver uses */
93#define LPFC_MSIX_VECTORS 2
94
5e9d9b82
JS
95/* lpfc wait event data ready flag */
96#define LPFC_DATA_READY (1<<0)
97
809c7536
JS
98/* queue dump line buffer size */
99#define LPFC_LBUF_SZ 128
100
618a5230
JS
101/* mailbox system shutdown options */
102#define LPFC_MBX_NO_WAIT 0
103#define LPFC_MBX_WAIT 1
104
875fbdfe
JSEC
105enum lpfc_polling_flags {
106 ENABLE_FCP_RING_POLLING = 0x1,
107 DISABLE_FCP_RING_INT = 0x2
108};
109
dea3101e 110/* Provide DMA memory definitions the driver uses per port instance. */
111struct lpfc_dmabuf {
112 struct list_head list;
113 void *virt; /* virtual address ptr */
114 dma_addr_t phys; /* mapped address */
76bb24ef 115 uint32_t buffer_tag; /* used for tagged queue ring */
dea3101e 116};
117
118struct lpfc_dma_pool {
119 struct lpfc_dmabuf *elements;
120 uint32_t max_count;
121 uint32_t current_count;
122};
123
ed957684 124struct hbq_dmabuf {
da0436e9 125 struct lpfc_dmabuf hbuf;
ed957684 126 struct lpfc_dmabuf dbuf;
51ef4c26 127 uint32_t size;
ed957684 128 uint32_t tag;
4d9ab994 129 struct lpfc_cq_event cq_event;
45ed1190 130 unsigned long time_stamp;
ed957684
JS
131};
132
dea3101e 133/* Priority bit. Set value to exceed low water mark in lpfc_mem. */
134#define MEM_PRI 0x100
135
136
137/****************************************************************************/
138/* Device VPD save area */
139/****************************************************************************/
140typedef struct lpfc_vpd {
141 uint32_t status; /* vpd status value */
142 uint32_t length; /* number of bytes actually returned */
143 struct {
144 uint32_t rsvd1; /* Revision numbers */
145 uint32_t biuRev;
146 uint32_t smRev;
147 uint32_t smFwRev;
148 uint32_t endecRev;
149 uint16_t rBit;
150 uint8_t fcphHigh;
151 uint8_t fcphLow;
152 uint8_t feaLevelHigh;
153 uint8_t feaLevelLow;
154 uint32_t postKernRev;
155 uint32_t opFwRev;
156 uint8_t opFwName[16];
157 uint32_t sli1FwRev;
158 uint8_t sli1FwName[16];
159 uint32_t sli2FwRev;
160 uint8_t sli2FwName[16];
161 } rev;
92d7f7b0
JS
162 struct {
163#ifdef __BIG_ENDIAN_BITFIELD
da0436e9
JS
164 uint32_t rsvd3 :19; /* Reserved */
165 uint32_t cdss : 1; /* Configure Data Security SLI */
166 uint32_t rsvd2 : 3; /* Reserved */
167 uint32_t cbg : 1; /* Configure BlockGuard */
92d7f7b0
JS
168 uint32_t cmv : 1; /* Configure Max VPIs */
169 uint32_t ccrp : 1; /* Config Command Ring Polling */
170 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
171 uint32_t chbs : 1; /* Cofigure Host Backing store */
172 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
173 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
174 uint32_t cmx : 1; /* Configure Max XRIs */
175 uint32_t cmr : 1; /* Configure Max RPIs */
176#else /* __LITTLE_ENDIAN */
177 uint32_t cmr : 1; /* Configure Max RPIs */
178 uint32_t cmx : 1; /* Configure Max XRIs */
179 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
180 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
181 uint32_t chbs : 1; /* Cofigure Host Backing store */
182 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
183 uint32_t ccrp : 1; /* Config Command Ring Polling */
184 uint32_t cmv : 1; /* Configure Max VPIs */
da0436e9
JS
185 uint32_t cbg : 1; /* Configure BlockGuard */
186 uint32_t rsvd2 : 3; /* Reserved */
187 uint32_t cdss : 1; /* Configure Data Security SLI */
188 uint32_t rsvd3 :19; /* Reserved */
92d7f7b0
JS
189#endif
190 } sli3Feat;
dea3101e 191} lpfc_vpd_t;
192
193struct lpfc_scsi_buf;
194
195
196/*
197 * lpfc stat counters
198 */
199struct lpfc_stats {
200 /* Statistics for ELS commands */
201 uint32_t elsLogiCol;
202 uint32_t elsRetryExceeded;
203 uint32_t elsXmitRetry;
204 uint32_t elsDelayRetry;
205 uint32_t elsRcvDrop;
206 uint32_t elsRcvFrame;
207 uint32_t elsRcvRSCN;
208 uint32_t elsRcvRNID;
209 uint32_t elsRcvFARP;
210 uint32_t elsRcvFARPR;
211 uint32_t elsRcvFLOGI;
212 uint32_t elsRcvPLOGI;
213 uint32_t elsRcvADISC;
214 uint32_t elsRcvPDISC;
215 uint32_t elsRcvFAN;
216 uint32_t elsRcvLOGO;
217 uint32_t elsRcvPRLO;
218 uint32_t elsRcvPRLI;
7bb3b137 219 uint32_t elsRcvLIRR;
12265f68 220 uint32_t elsRcvRLS;
7bb3b137
JW
221 uint32_t elsRcvRPS;
222 uint32_t elsRcvRPL;
5ffc266e 223 uint32_t elsRcvRRQ;
12265f68
JS
224 uint32_t elsRcvRTV;
225 uint32_t elsRcvECHO;
dea3101e 226 uint32_t elsXmitFLOGI;
92d7f7b0 227 uint32_t elsXmitFDISC;
dea3101e 228 uint32_t elsXmitPLOGI;
229 uint32_t elsXmitPRLI;
230 uint32_t elsXmitADISC;
231 uint32_t elsXmitLOGO;
232 uint32_t elsXmitSCR;
233 uint32_t elsXmitRNID;
234 uint32_t elsXmitFARP;
235 uint32_t elsXmitFARPR;
236 uint32_t elsXmitACC;
237 uint32_t elsXmitLSRJT;
238
239 uint32_t frameRcvBcast;
240 uint32_t frameRcvMulti;
241 uint32_t strayXmitCmpl;
242 uint32_t frameXmitDelay;
243 uint32_t xriCmdCmpl;
244 uint32_t xriStatErr;
245 uint32_t LinkUp;
246 uint32_t LinkDown;
247 uint32_t LinkMultiEvent;
248 uint32_t NoRcvBuf;
249 uint32_t fcpCmd;
250 uint32_t fcpCmpl;
251 uint32_t fcpRspErr;
252 uint32_t fcpRemoteStop;
253 uint32_t fcpPortRjt;
254 uint32_t fcpPortBusy;
255 uint32_t fcpError;
256 uint32_t fcpLocalErr;
257};
258
2e0fef85
JS
259struct lpfc_hba;
260
92d7f7b0 261
2e0fef85 262enum discovery_state {
92d7f7b0
JS
263 LPFC_VPORT_UNKNOWN = 0, /* vport state is unknown */
264 LPFC_VPORT_FAILED = 1, /* vport has failed */
265 LPFC_LOCAL_CFG_LINK = 6, /* local NPORT Id configured */
266 LPFC_FLOGI = 7, /* FLOGI sent to Fabric */
267 LPFC_FDISC = 8, /* FDISC sent for vport */
268 LPFC_FABRIC_CFG_LINK = 9, /* Fabric assigned NPORT Id
269 * configured */
270 LPFC_NS_REG = 10, /* Register with NameServer */
271 LPFC_NS_QRY = 11, /* Query NameServer for NPort ID list */
272 LPFC_BUILD_DISC_LIST = 12, /* Build ADISC and PLOGI lists for
273 * device authentication / discovery */
274 LPFC_DISC_AUTH = 13, /* Processing ADISC list */
275 LPFC_VPORT_READY = 32,
2e0fef85
JS
276};
277
278enum hba_state {
279 LPFC_LINK_UNKNOWN = 0, /* HBA state is unknown */
280 LPFC_WARM_START = 1, /* HBA state after selective reset */
281 LPFC_INIT_START = 2, /* Initial state after board reset */
282 LPFC_INIT_MBX_CMDS = 3, /* Initialize HBA with mbox commands */
283 LPFC_LINK_DOWN = 4, /* HBA initialized, link is down */
284 LPFC_LINK_UP = 5, /* Link is up - issue READ_LA */
92d7f7b0 285 LPFC_CLEAR_LA = 6, /* authentication cmplt - issue
2e0fef85 286 * CLEAR_LA */
92d7f7b0 287 LPFC_HBA_READY = 32,
2e0fef85
JS
288 LPFC_HBA_ERROR = -1
289};
290
291struct lpfc_vport {
2e0fef85 292 struct lpfc_hba *phba;
3772a991 293 struct list_head listentry;
2e0fef85
JS
294 uint8_t port_type;
295#define LPFC_PHYSICAL_PORT 1
296#define LPFC_NPIV_PORT 2
297#define LPFC_FABRIC_PORT 3
298 enum discovery_state port_state;
299
92d7f7b0 300 uint16_t vpi;
da0436e9 301 uint16_t vfi;
c868595d
JS
302 uint8_t vpi_state;
303#define LPFC_VPI_REGISTERED 0x1
2e0fef85
JS
304
305 uint32_t fc_flag; /* FC flags */
306/* Several of these flags are HBA centric and should be moved to
307 * phba->link_flag (e.g. FC_PTP, FC_PUBLIC_LOOP)
308 */
92d7f7b0
JS
309#define FC_PT2PT 0x1 /* pt2pt with no fabric */
310#define FC_PT2PT_PLOGI 0x2 /* pt2pt initiate PLOGI */
311#define FC_DISC_TMO 0x4 /* Discovery timer running */
312#define FC_PUBLIC_LOOP 0x8 /* Public loop */
313#define FC_LBIT 0x10 /* LOGIN bit in loopinit set */
314#define FC_RSCN_MODE 0x20 /* RSCN cmd rcv'ed */
315#define FC_NLP_MORE 0x40 /* More node to process in node tbl */
316#define FC_OFFLINE_MODE 0x80 /* Interface is offline for diag */
317#define FC_FABRIC 0x100 /* We are fabric attached */
4b40c59e 318#define FC_VPORT_LOGO_RCVD 0x200 /* LOGO received on vport */
92d7f7b0 319#define FC_RSCN_DISCOVERY 0x400 /* Auth all devices after RSCN */
4b40c59e 320#define FC_LOGO_RCVD_DID_CHNG 0x800 /* FDISC on phys port detect DID chng*/
92d7f7b0
JS
321#define FC_SCSI_SCAN_TMO 0x4000 /* scsi scan timer running */
322#define FC_ABORT_DISCOVERY 0x8000 /* we want to abort discovery */
323#define FC_NDISC_ACTIVE 0x10000 /* NPort discovery active */
324#define FC_BYPASSED_MODE 0x20000 /* NPort is in bypassed mode */
92d7f7b0
JS
325#define FC_VPORT_NEEDS_REG_VPI 0x80000 /* Needs to have its vpi registered */
326#define FC_RSCN_DEFERRED 0x100000 /* A deferred RSCN being processed */
1c6834a7 327#define FC_VPORT_NEEDS_INIT_VPI 0x200000 /* Need to INIT_VPI before FDISC */
695a814e
JS
328#define FC_VPORT_CVL_RCVD 0x400000 /* VLink failed due to CVL */
329#define FC_VFI_REGISTERED 0x800000 /* VFI is registered */
330#define FC_FDISC_COMPLETED 0x1000000/* FDISC completed */
92494144 331#define FC_DISC_DELAYED 0x2000000/* Delay NPort discovery */
2e0fef85 332
7ee5d43e
JS
333 uint32_t ct_flags;
334#define FC_CT_RFF_ID 0x1 /* RFF_ID accepted by switch */
335#define FC_CT_RNN_ID 0x2 /* RNN_ID accepted by switch */
336#define FC_CT_RSNN_NN 0x4 /* RSNN_NN accepted by switch */
337#define FC_CT_RSPN_ID 0x8 /* RSPN_ID accepted by switch */
338#define FC_CT_RFT_ID 0x10 /* RFT_ID accepted by switch */
339
2e0fef85
JS
340 struct list_head fc_nodes;
341
342 /* Keep counters for the number of entries in each list. */
343 uint16_t fc_plogi_cnt;
344 uint16_t fc_adisc_cnt;
345 uint16_t fc_reglogin_cnt;
346 uint16_t fc_prli_cnt;
347 uint16_t fc_unmap_cnt;
348 uint16_t fc_map_cnt;
349 uint16_t fc_npr_cnt;
350 uint16_t fc_unused_cnt;
351 struct serv_parm fc_sparam; /* buffer for our service parameters */
352
353 uint32_t fc_myDID; /* fibre channel S_ID */
354 uint32_t fc_prevDID; /* previous fibre channel S_ID */
92494144
JS
355 struct lpfc_name fabric_portname;
356 struct lpfc_name fabric_nodename;
2e0fef85
JS
357
358 int32_t stopped; /* HBA has not been restarted since last ERATT */
359 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
360
361 uint32_t num_disc_nodes; /*in addition to hba_state */
362
363 uint32_t fc_nlp_cnt; /* outstanding NODELIST requests */
364 uint32_t fc_rscn_id_cnt; /* count of RSCNs payloads in list */
7f5f3d0d 365 uint32_t fc_rscn_flush; /* flag use of fc_rscn_id_list */
2e0fef85
JS
366 struct lpfc_dmabuf *fc_rscn_id_list[FC_MAX_HOLD_RSCN];
367 struct lpfc_name fc_nodename; /* fc nodename */
368 struct lpfc_name fc_portname; /* fc portname */
369
370 struct lpfc_work_evt disc_timeout_evt;
371
372 struct timer_list fc_disctmo; /* Discovery rescue timer */
373 uint8_t fc_ns_retry; /* retries for fabric nameserver */
374 uint32_t fc_prli_sent; /* cntr for outstanding PRLIs */
375
376 spinlock_t work_port_lock;
377 uint32_t work_port_events; /* Timeout to be handled */
858c9f6c
JS
378#define WORKER_DISC_TMO 0x1 /* vport: Discovery timeout */
379#define WORKER_ELS_TMO 0x2 /* vport: ELS timeout */
380#define WORKER_FDMI_TMO 0x4 /* vport: FDMI timeout */
92494144 381#define WORKER_DELAYED_DISC_TMO 0x8 /* vport: delayed discovery */
858c9f6c
JS
382
383#define WORKER_MBOX_TMO 0x100 /* hba: MBOX timeout */
384#define WORKER_HB_TMO 0x200 /* hba: Heart beat timeout */
b1c11812 385#define WORKER_FABRIC_BLOCK_TMO 0x400 /* hba: fabric block timeout */
858c9f6c
JS
386#define WORKER_RAMP_DOWN_QUEUE 0x800 /* hba: Decrease Q depth */
387#define WORKER_RAMP_UP_QUEUE 0x1000 /* hba: Increase Q depth */
2a9bf3d0 388#define WORKER_SERVICE_TXQ 0x2000 /* hba: IOCBs on the txq */
2e0fef85
JS
389
390 struct timer_list fc_fdmitmo;
391 struct timer_list els_tmofunc;
92494144 392 struct timer_list delayed_disc_tmo;
2e0fef85
JS
393
394 int unreg_vpi_cmpl;
395
396 uint8_t load_flag;
397#define FC_LOADING 0x1 /* HBA in process of loading drvr */
398#define FC_UNLOADING 0x2 /* HBA in process of unloading drvr */
3de2a653
JS
399 /* Vport Config Parameters */
400 uint32_t cfg_scan_down;
401 uint32_t cfg_lun_queue_depth;
402 uint32_t cfg_nodev_tmo;
403 uint32_t cfg_devloss_tmo;
404 uint32_t cfg_restrict_login;
405 uint32_t cfg_peer_port_login;
406 uint32_t cfg_fcp_class;
407 uint32_t cfg_use_adisc;
408 uint32_t cfg_fdmi_on;
409 uint32_t cfg_discovery_threads;
e8b62011 410 uint32_t cfg_log_verbose;
3de2a653 411 uint32_t cfg_max_luns;
7ee5d43e 412 uint32_t cfg_enable_da_id;
977b5a0a 413 uint32_t cfg_max_scsicmpl_time;
7dc517df 414 uint32_t cfg_tgt_queue_depth;
3de2a653
JS
415
416 uint32_t dev_loss_tmo_changed;
51ef4c26
JS
417
418 struct fc_vport *fc_vport;
419
923e4b6a 420#ifdef CONFIG_SCSI_LPFC_DEBUG_FS
51ef4c26
JS
421 struct dentry *debug_disc_trc;
422 struct dentry *debug_nodelist;
423 struct dentry *vport_debugfs_root;
424 struct lpfc_debugfs_trc *disc_trc;
425 atomic_t disc_trc_cnt;
426#endif
ea2151b4
JS
427 uint8_t stat_data_enabled;
428 uint8_t stat_data_blocked;
da0436e9 429 struct list_head rcv_buffer_list;
45ed1190 430 unsigned long rcv_buffer_time_stamp;
da0436e9
JS
431 uint32_t vport_flag;
432#define STATIC_VPORT 1
2e0fef85
JS
433};
434
ed957684
JS
435struct hbq_s {
436 uint16_t entry_count; /* Current number of HBQ slots */
a8adb832 437 uint16_t buffer_count; /* Current number of buffers posted */
ed957684
JS
438 uint32_t next_hbqPutIdx; /* Index to next HBQ slot to use */
439 uint32_t hbqPutIdx; /* HBQ slot to use */
440 uint32_t local_hbqGetIdx; /* Local copy of Get index from Port */
51ef4c26
JS
441 void *hbq_virt; /* Virtual ptr to this hbq */
442 struct list_head hbq_buffer_list; /* buffers assigned to this HBQ */
443 /* Callback for HBQ buffer allocation */
444 struct hbq_dmabuf *(*hbq_alloc_buffer) (struct lpfc_hba *);
445 /* Callback for HBQ buffer free */
446 void (*hbq_free_buffer) (struct lpfc_hba *,
447 struct hbq_dmabuf *);
ed957684
JS
448};
449
51ef4c26
JS
450#define LPFC_MAX_HBQS 4
451/* this matches the position in the lpfc_hbq_defs array */
92d7f7b0 452#define LPFC_ELS_HBQ 0
51ef4c26 453#define LPFC_EXTRA_HBQ 1
ed957684 454
7af67051
JS
455enum hba_temp_state {
456 HBA_NORMAL_TEMP,
457 HBA_OVER_TEMP
458};
459
db2378e0
JS
460enum intr_type_t {
461 NONE = 0,
462 INTx,
463 MSI,
464 MSIX,
465};
466
f1c3b0fc
JS
467struct unsol_rcv_ct_ctx {
468 uint32_t ctxt_id;
469 uint32_t SID;
4fede78f
JS
470 uint32_t flags;
471#define UNSOL_VALID 0x00000001
7851fe2c
JS
472 uint16_t oxid;
473 uint16_t rxid;
f1c3b0fc
JS
474};
475
76a95d75
JS
476#define LPFC_USER_LINK_SPEED_AUTO 0 /* auto select (default)*/
477#define LPFC_USER_LINK_SPEED_1G 1 /* 1 Gigabaud */
478#define LPFC_USER_LINK_SPEED_2G 2 /* 2 Gigabaud */
479#define LPFC_USER_LINK_SPEED_4G 4 /* 4 Gigabaud */
480#define LPFC_USER_LINK_SPEED_8G 8 /* 8 Gigabaud */
481#define LPFC_USER_LINK_SPEED_10G 10 /* 10 Gigabaud */
482#define LPFC_USER_LINK_SPEED_16G 16 /* 16 Gigabaud */
483#define LPFC_USER_LINK_SPEED_MAX LPFC_USER_LINK_SPEED_16G
484#define LPFC_USER_LINK_SPEED_BITMAP ((1 << LPFC_USER_LINK_SPEED_16G) | \
485 (1 << LPFC_USER_LINK_SPEED_10G) | \
486 (1 << LPFC_USER_LINK_SPEED_8G) | \
487 (1 << LPFC_USER_LINK_SPEED_4G) | \
488 (1 << LPFC_USER_LINK_SPEED_2G) | \
489 (1 << LPFC_USER_LINK_SPEED_1G) | \
490 (1 << LPFC_USER_LINK_SPEED_AUTO))
491#define LPFC_LINK_SPEED_STRING "0, 1, 2, 4, 8, 10, 16"
492
7ad20aa9
JS
493enum nemb_type {
494 nemb_mse = 1,
495 nemb_hbd
496};
497
498enum mbox_type {
499 mbox_rd = 1,
500 mbox_wr
501};
502
503enum dma_type {
504 dma_mbox = 1,
505 dma_ebuf
506};
507
508enum sta_type {
509 sta_pre_addr = 1,
510 sta_pos_addr
511};
512
513struct lpfc_mbox_ext_buf_ctx {
514 uint32_t state;
515#define LPFC_BSG_MBOX_IDLE 0
516#define LPFC_BSG_MBOX_HOST 1
517#define LPFC_BSG_MBOX_PORT 2
518#define LPFC_BSG_MBOX_DONE 3
519#define LPFC_BSG_MBOX_ABTS 4
520 enum nemb_type nembType;
521 enum mbox_type mboxType;
522 uint32_t numBuf;
523 uint32_t mbxTag;
524 uint32_t seqNum;
525 struct lpfc_dmabuf *mbx_dmabuf;
526 struct list_head ext_dmabuf_list;
527};
528
dea3101e 529struct lpfc_hba {
3772a991
JS
530 /* SCSI interface function jump table entries */
531 int (*lpfc_new_scsi_buf)
532 (struct lpfc_vport *, int);
533 struct lpfc_scsi_buf * (*lpfc_get_scsi_buf)
19ca7609 534 (struct lpfc_hba *, struct lpfc_nodelist *);
3772a991
JS
535 int (*lpfc_scsi_prep_dma_buf)
536 (struct lpfc_hba *, struct lpfc_scsi_buf *);
537 void (*lpfc_scsi_unprep_dma_buf)
538 (struct lpfc_hba *, struct lpfc_scsi_buf *);
539 void (*lpfc_release_scsi_buf)
540 (struct lpfc_hba *, struct lpfc_scsi_buf *);
541 void (*lpfc_rampdown_queue_depth)
542 (struct lpfc_hba *);
543 void (*lpfc_scsi_prep_cmnd)
544 (struct lpfc_vport *, struct lpfc_scsi_buf *,
545 struct lpfc_nodelist *);
acd6859b 546
3772a991
JS
547 /* IOCB interface function jump table entries */
548 int (*__lpfc_sli_issue_iocb)
549 (struct lpfc_hba *, uint32_t,
550 struct lpfc_iocbq *, uint32_t);
551 void (*__lpfc_sli_release_iocbq)(struct lpfc_hba *,
552 struct lpfc_iocbq *);
553 int (*lpfc_hba_down_post)(struct lpfc_hba *phba);
3772a991
JS
554 IOCB_t * (*lpfc_get_iocb_from_iocbq)
555 (struct lpfc_iocbq *);
556 void (*lpfc_scsi_cmd_iocb_cmpl)
557 (struct lpfc_hba *, struct lpfc_iocbq *, struct lpfc_iocbq *);
558
559 /* MBOX interface function jump table entries */
560 int (*lpfc_sli_issue_mbox)
561 (struct lpfc_hba *, LPFC_MBOXQ_t *, uint32_t);
acd6859b 562
3772a991
JS
563 /* Slow-path IOCB process function jump table entries */
564 void (*lpfc_sli_handle_slow_ring_event)
565 (struct lpfc_hba *phba, struct lpfc_sli_ring *pring,
566 uint32_t mask);
acd6859b 567
3772a991
JS
568 /* INIT device interface function jump table entries */
569 int (*lpfc_sli_hbq_to_firmware)
570 (struct lpfc_hba *, uint32_t, struct hbq_dmabuf *);
571 int (*lpfc_sli_brdrestart)
572 (struct lpfc_hba *);
573 int (*lpfc_sli_brdready)
574 (struct lpfc_hba *, uint32_t);
575 void (*lpfc_handle_eratt)
576 (struct lpfc_hba *);
577 void (*lpfc_stop_port)
578 (struct lpfc_hba *);
84d1b006 579 int (*lpfc_hba_init_link)
6e7288d9 580 (struct lpfc_hba *, uint32_t);
84d1b006 581 int (*lpfc_hba_down_link)
6e7288d9 582 (struct lpfc_hba *, uint32_t);
7f86059a
JS
583 int (*lpfc_selective_reset)
584 (struct lpfc_hba *);
3772a991 585
acd6859b
JS
586 int (*lpfc_bg_scsi_prep_dma_buf)
587 (struct lpfc_hba *, struct lpfc_scsi_buf *);
588 /* Add new entries here */
589
3772a991
JS
590 /* SLI4 specific HBA data structure */
591 struct lpfc_sli4_hba sli4_hba;
592
dea3101e 593 struct lpfc_sli sli;
3772a991
JS
594 uint8_t pci_dev_grp; /* lpfc PCI dev group: 0x0, 0x1, 0x2,... */
595 uint32_t sli_rev; /* SLI2, SLI3, or SLI4 */
ed957684 596 uint32_t sli3_options; /* Mask of enabled SLI3 options */
34b02dcd
JS
597#define LPFC_SLI3_HBQ_ENABLED 0x01
598#define LPFC_SLI3_NPIV_ENABLED 0x02
599#define LPFC_SLI3_VPORT_TEARDOWN 0x04
600#define LPFC_SLI3_CRP_ENABLED 0x08
81301a9b 601#define LPFC_SLI3_BG_ENABLED 0x20
da0436e9 602#define LPFC_SLI3_DSS_ENABLED 0x40
fedd3b7b
JS
603#define LPFC_SLI4_PERFH_ENABLED 0x80
604#define LPFC_SLI4_PHWQ_ENABLED 0x100
ed957684
JS
605 uint32_t iocb_cmd_size;
606 uint32_t iocb_rsp_size;
2e0fef85
JS
607
608 enum hba_state link_state;
609 uint32_t link_flag; /* link state flags */
311464ec 610#define LS_LOOPBACK_MODE 0x1 /* NPort is in Loopback mode */
2e0fef85
JS
611 /* This flag is set while issuing */
612 /* INIT_LINK mailbox command */
92d7f7b0 613#define LS_NPIV_FAB_SUPPORTED 0x2 /* Fabric supports NPIV */
1b32f6aa 614#define LS_IGNORE_ERATT 0x4 /* intr handler should ignore ERATT */
2e0fef85 615
9399627f
JS
616 uint32_t hba_flag; /* hba generic flags */
617#define HBA_ERATT_HANDLED 0x1 /* This flag is set when eratt handled */
da0436e9 618#define DEFER_ERATT 0x2 /* Deferred error attention in progress */
76a95d75 619#define HBA_FCOE_MODE 0x4 /* HBA function in FCoE Mode */
45ed1190 620#define HBA_SP_QUEUE_EVT 0x8 /* Slow-path qevt posted to worker thread*/
da0436e9
JS
621#define HBA_POST_RECEIVE_BUFFER 0x10 /* Rcv buffers need to be posted */
622#define FCP_XRI_ABORT_EVENT 0x20
623#define ELS_XRI_ABORT_EVENT 0x40
624#define ASYNC_EVENT 0x80
a0c87cbd 625#define LINK_DISABLED 0x100 /* Link disabled by user */
a93ff37a
JS
626#define FCF_TS_INPROG 0x200 /* FCF table scan in progress */
627#define FCF_RR_INPROG 0x400 /* FCF roundrobin flogi in progress */
628#define HBA_FIP_SUPPORT 0x800 /* FIP support in HBA */
629#define HBA_AER_ENABLED 0x1000 /* AER enabled with HBA */
630#define HBA_DEVLOSS_TMO 0x2000 /* HBA in devloss timeout */
19ca7609 631#define HBA_RRQ_ACTIVE 0x4000 /* process the rrq active list */
4f2e66c6 632#define HBA_FCP_IOQ_FLUSH 0x8000 /* FCP I/O queues being flushed */
45ed1190 633 uint32_t fcp_ring_in_use; /* When polling test if intr-hndlr active*/
34b02dcd
JS
634 struct lpfc_dmabuf slim2p;
635
636 MAILBOX_t *mbox;
7a470277 637 uint32_t *mbox_ext;
7ad20aa9 638 struct lpfc_mbox_ext_buf_ctx mbox_ext_buf_ctx;
9399627f 639 uint32_t ha_copy;
34b02dcd
JS
640 struct _PCB *pcb;
641 struct _IOCB *IOCBs;
2e0fef85 642
34b02dcd 643 struct lpfc_dmabuf hbqslimp;
2e0fef85 644
dea3101e 645 uint16_t pci_cfg_value;
646
dea3101e 647 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
648
649 uint32_t fc_eventTag; /* event tag for link attention */
4d9ab994 650 uint32_t link_events;
dea3101e 651
dea3101e 652 /* These fields used to be binfo */
dea3101e 653 uint32_t fc_pref_DID; /* preferred D_ID */
92d7f7b0 654 uint8_t fc_pref_ALPA; /* preferred AL_PA */
12265f68 655 uint32_t fc_edtovResol; /* E_D_TOV timer resolution */
dea3101e 656 uint32_t fc_edtov; /* E_D_TOV timer value */
657 uint32_t fc_arbtov; /* ARB_TOV timer value */
658 uint32_t fc_ratov; /* R_A_TOV timer value */
659 uint32_t fc_rttov; /* R_T_TOV timer value */
660 uint32_t fc_altov; /* AL_TOV timer value */
661 uint32_t fc_crtov; /* C_R_TOV timer value */
662 uint32_t fc_citov; /* C_I_TOV timer value */
dea3101e 663
dea3101e 664 struct serv_parm fc_fabparam; /* fabric service parameters buffer */
665 uint8_t alpa_map[128]; /* AL_PA map from READ_LA */
666
dea3101e 667 uint32_t lmt;
dea3101e 668
669 uint32_t fc_topology; /* link topology, from LINK INIT */
670
671 struct lpfc_stats fc_stat;
672
dea3101e 673 struct lpfc_nodelist fc_fcpnodev; /* nodelist entry for no device */
674 uint32_t nport_event_cnt; /* timestamp for nlplist entry */
675
2e0fef85
JS
676 uint8_t wwnn[8];
677 uint8_t wwpn[8];
dea3101e 678 uint32_t RandomData[7];
679
3de2a653 680 /* HBA Config Parameters */
dea3101e 681 uint32_t cfg_ack0;
78b2d852 682 uint32_t cfg_enable_npiv;
19ca7609 683 uint32_t cfg_enable_rrq;
dea3101e 684 uint32_t cfg_topology;
dea3101e 685 uint32_t cfg_link_speed;
7d791df7
JS
686#define LPFC_FCF_FOV 1 /* Fast fcf failover */
687#define LPFC_FCF_PRIORITY 2 /* Priority fcf failover */
688 uint32_t cfg_fcf_failover_policy;
49aa143d 689 uint32_t cfg_fcp_io_sched;
dea3101e 690 uint32_t cfg_cr_delay;
691 uint32_t cfg_cr_count;
cf5bf97e 692 uint32_t cfg_multi_ring_support;
a4bc3379
JS
693 uint32_t cfg_multi_ring_rctl;
694 uint32_t cfg_multi_ring_type;
875fbdfe
JSEC
695 uint32_t cfg_poll;
696 uint32_t cfg_poll_tmo;
4ff43246 697 uint32_t cfg_use_msi;
da0436e9
JS
698 uint32_t cfg_fcp_imax;
699 uint32_t cfg_fcp_wq_count;
700 uint32_t cfg_fcp_eq_count;
67d12733 701 uint32_t cfg_fcp_io_channel;
dea3101e 702 uint32_t cfg_sg_seg_cnt;
81301a9b 703 uint32_t cfg_prot_sg_seg_cnt;
dea3101e 704 uint32_t cfg_sg_dma_buf_size;
a12e07bc 705 uint64_t cfg_soft_wwnn;
c3f28afa 706 uint64_t cfg_soft_wwpn;
3de2a653 707 uint32_t cfg_hba_queue_depth;
13815c83
JS
708 uint32_t cfg_enable_hba_reset;
709 uint32_t cfg_enable_hba_heartbeat;
81301a9b 710 uint32_t cfg_enable_bg;
7a470277 711 uint32_t cfg_hostmem_hgp;
da0436e9 712 uint32_t cfg_log_verbose;
0d878419 713 uint32_t cfg_aer_support;
912e3acd 714 uint32_t cfg_sriov_nr_virtfn;
2a9bf3d0 715 uint32_t cfg_iocb_cnt;
84d1b006 716 uint32_t cfg_suppress_link_up;
e40a02c1
JS
717#define LPFC_INITIALIZE_LINK 0 /* do normal init_link mbox */
718#define LPFC_DELAY_INIT_LINK 1 /* layered driver hold off */
719#define LPFC_DELAY_INIT_LINK_INDEFINITELY 2 /* wait, manual intervention */
ab56dc2e 720 uint32_t cfg_enable_dss;
dea3101e 721 lpfc_vpd_t vpd; /* vital product data */
722
dea3101e 723 struct pci_dev *pcidev;
724 struct list_head work_list;
725 uint32_t work_ha; /* Host Attention Bits for WT */
726 uint32_t work_ha_mask; /* HA Bits owned by WT */
727 uint32_t work_hs; /* HS stored in case of ERRAT */
728 uint32_t work_status[2]; /* Extra status from SLIM */
dea3101e 729
5e9d9b82 730 wait_queue_head_t work_waitq;
dea3101e 731 struct task_struct *worker_thread;
d7c255b2 732 unsigned long data_flags;
dea3101e 733
3163f725 734 uint32_t hbq_in_use; /* HBQs in use flag */
3772a991 735 struct list_head rb_pend_list; /* Received buffers to be processed */
ed957684 736 uint32_t hbq_count; /* Count of configured HBQs */
92d7f7b0 737 struct hbq_s hbqs[LPFC_MAX_HBQS]; /* local copy of hbq indicies */
ed957684 738
2a76a283 739 atomic_t fcp_qidx; /* next work queue to post work to */
8fa38513 740
dea3101e 741 unsigned long pci_bar0_map; /* Physical address for PCI BAR0 */
3772a991 742 unsigned long pci_bar1_map; /* Physical address for PCI BAR1 */
dea3101e 743 unsigned long pci_bar2_map; /* Physical address for PCI BAR2 */
744 void __iomem *slim_memmap_p; /* Kernel memory mapped address for
745 PCI BAR0 */
746 void __iomem *ctrl_regs_memmap_p;/* Kernel memory mapped address for
747 PCI BAR2 */
748
749 void __iomem *MBslimaddr; /* virtual address for mbox cmds */
750 void __iomem *HAregaddr; /* virtual address for host attn reg */
751 void __iomem *CAregaddr; /* virtual address for chip attn reg */
752 void __iomem *HSregaddr; /* virtual address for host status
753 reg */
754 void __iomem *HCregaddr; /* virtual address for host ctl reg */
755
ed957684 756 struct lpfc_hgp __iomem *host_gp; /* Host side get/put pointers */
34b02dcd 757 struct lpfc_pgp *port_gp;
ed957684 758 uint32_t __iomem *hbq_put; /* Address in SLIM to HBQ put ptrs */
92d7f7b0 759 uint32_t *hbq_get; /* Host mem address of HBQ get ptrs */
ed957684 760
dea3101e 761 int brd_no; /* FC board number */
dea3101e 762 char SerialNumber[32]; /* adapter Serial Number */
763 char OptionROMVersion[32]; /* adapter BIOS / Fcode version */
764 char ModelDesc[256]; /* Model Description */
765 char ModelName[80]; /* Model Name */
766 char ProgramType[256]; /* Program Type */
767 char Port[20]; /* Port No */
768 uint8_t vpd_flag; /* VPD data flag */
769
770#define VPD_MODEL_DESC 0x1 /* valid vpd model description */
771#define VPD_MODEL_NAME 0x2 /* valid vpd model name */
772#define VPD_PROGRAM_TYPE 0x4 /* valid vpd program type */
773#define VPD_PORT 0x8 /* valid vpd port data */
774#define VPD_MASK 0xf /* mask for any vpd data */
775
a12e07bc 776 uint8_t soft_wwn_enable;
c3f28afa 777
875fbdfe 778 struct timer_list fcp_poll_timer;
9399627f 779 struct timer_list eratt_poll;
875fbdfe 780
dea3101e 781 /*
782 * stat counters
783 */
784 uint64_t fc4InputRequests;
785 uint64_t fc4OutputRequests;
786 uint64_t fc4ControlRequests;
81301a9b
JS
787 uint64_t bg_guard_err_cnt;
788 uint64_t bg_apptag_err_cnt;
789 uint64_t bg_reftag_err_cnt;
dea3101e 790
dea3101e 791 /* fastpath list. */
875fbdfe 792 spinlock_t scsi_buf_list_lock;
dea3101e 793 struct list_head lpfc_scsi_buf_list;
794 uint32_t total_scsi_bufs;
795 struct list_head lpfc_iocb_list;
796 uint32_t total_iocbq_bufs;
19ca7609 797 struct list_head active_rrq_list;
2e0fef85 798 spinlock_t hbalock;
dea3101e 799
800 /* pci_mem_pools */
801 struct pci_pool *lpfc_scsi_dma_buf_pool;
802 struct pci_pool *lpfc_mbuf_pool;
da0436e9
JS
803 struct pci_pool *lpfc_hrb_pool; /* header receive buffer pool */
804 struct pci_pool *lpfc_drb_pool; /* data receive buffer pool */
8568a4d2 805 struct pci_pool *lpfc_hbq_pool; /* SLI3 hbq buffer pool */
dea3101e 806 struct lpfc_dma_pool lpfc_mbuf_safety_pool;
807
808 mempool_t *mbox_mem_pool;
809 mempool_t *nlp_mem_pool;
19ca7609 810 mempool_t *rrq_pool;
f888ba3c
JSEC
811
812 struct fc_host_statistics link_stats;
db2378e0 813 enum intr_type_t intr_type;
5b75da2f
JS
814 uint32_t intr_mode;
815#define LPFC_INTR_ERROR 0xFFFFFFFF
9399627f 816 struct msix_entry msix_entries[LPFC_MSIX_VECTORS];
858c9f6c 817
2e0fef85 818 struct list_head port_list;
549e55cd
JS
819 struct lpfc_vport *pport; /* physical lpfc_vport pointer */
820 uint16_t max_vpi; /* Maximum virtual nports */
09372820 821#define LPFC_MAX_VPI 0xFFFF /* Max number of VPI supported */
da0436e9
JS
822 uint16_t max_vports; /*
823 * For IOV HBAs max_vpi can change
824 * after a reset. max_vports is max
825 * number of vports present. This can
826 * be greater than max_vpi.
827 */
828 uint16_t vpi_base;
829 uint16_t vfi_base;
549e55cd 830 unsigned long *vpi_bmask; /* vpi allocation table */
6d368e53
JS
831 uint16_t *vpi_ids;
832 uint16_t vpi_count;
833 struct list_head lpfc_vpi_blk_list;
92d7f7b0
JS
834
835 /* Data structure used by fabric iocb scheduler */
836 struct list_head fabric_iocb_list;
837 atomic_t fabric_iocb_count;
838 struct timer_list fabric_block_timer;
839 unsigned long bit_flags;
840#define FABRIC_COMANDS_BLOCKED 0
841 atomic_t num_rsrc_err;
842 atomic_t num_cmd_success;
843 unsigned long last_rsrc_error_time;
844 unsigned long last_ramp_down_time;
845 unsigned long last_ramp_up_time;
923e4b6a 846#ifdef CONFIG_SCSI_LPFC_DEBUG_FS
858c9f6c
JS
847 struct dentry *hba_debugfs_root;
848 atomic_t debugfs_vport_count;
78b2d852 849 struct dentry *debug_hbqinfo;
c95d6c6c
JS
850 struct dentry *debug_dumpHostSlim;
851 struct dentry *debug_dumpHBASlim;
f9bb2da1
JS
852 struct dentry *debug_dumpData; /* BlockGuard BPL */
853 struct dentry *debug_dumpDif; /* BlockGuard BPL */
854 struct dentry *debug_InjErrLBA; /* LBA to inject errors at */
4ac9b226
JS
855 struct dentry *debug_InjErrNPortID; /* NPortID to inject errors at */
856 struct dentry *debug_InjErrWWPN; /* WWPN to inject errors at */
f9bb2da1
JS
857 struct dentry *debug_writeGuard; /* inject write guard_tag errors */
858 struct dentry *debug_writeApp; /* inject write app_tag errors */
859 struct dentry *debug_writeRef; /* inject write ref_tag errors */
acd6859b 860 struct dentry *debug_readGuard; /* inject read guard_tag errors */
f9bb2da1
JS
861 struct dentry *debug_readApp; /* inject read app_tag errors */
862 struct dentry *debug_readRef; /* inject read ref_tag errors */
863
864 /* T10 DIF error injection */
865 uint32_t lpfc_injerr_wgrd_cnt;
866 uint32_t lpfc_injerr_wapp_cnt;
867 uint32_t lpfc_injerr_wref_cnt;
acd6859b 868 uint32_t lpfc_injerr_rgrd_cnt;
f9bb2da1
JS
869 uint32_t lpfc_injerr_rapp_cnt;
870 uint32_t lpfc_injerr_rref_cnt;
4ac9b226
JS
871 uint32_t lpfc_injerr_nportid;
872 struct lpfc_name lpfc_injerr_wwpn;
f9bb2da1 873 sector_t lpfc_injerr_lba;
acd6859b 874#define LPFC_INJERR_LBA_OFF (sector_t)(-1)
f9bb2da1 875
a58cbd52
JS
876 struct dentry *debug_slow_ring_trc;
877 struct lpfc_debugfs_trc *slow_ring_trc;
878 atomic_t slow_ring_trc_cnt;
2a622bfb
JS
879 /* iDiag debugfs sub-directory */
880 struct dentry *idiag_root;
881 struct dentry *idiag_pci_cfg;
b76f2dc9 882 struct dentry *idiag_bar_acc;
2a622bfb 883 struct dentry *idiag_que_info;
86a80846
JS
884 struct dentry *idiag_que_acc;
885 struct dentry *idiag_drb_acc;
b76f2dc9
JS
886 struct dentry *idiag_ctl_acc;
887 struct dentry *idiag_mbx_acc;
888 struct dentry *idiag_ext_acc;
858c9f6c
JS
889#endif
890
0ff10d46
JS
891 /* Used for deferred freeing of ELS data buffers */
892 struct list_head elsbuf;
893 int elsbuf_cnt;
894 int elsbuf_prev_cnt;
895
57127f15 896 uint8_t temp_sensor_support;
858c9f6c
JS
897 /* Fields used for heart beat. */
898 unsigned long last_completion_time;
bc73905a 899 unsigned long skipped_hb;
858c9f6c
JS
900 struct timer_list hb_tmofunc;
901 uint8_t hb_outstanding;
19ca7609 902 struct timer_list rrq_tmr;
84774a4d 903 enum hba_temp_state over_temp_state;
e47c9093
JS
904 /* ndlp reference management */
905 spinlock_t ndlp_lock;
76bb24ef
JS
906 /*
907 * Following bit will be set for all buffer tags which are not
908 * associated with any HBQ.
909 */
910#define QUE_BUFTAG_BIT (1<<31)
911 uint32_t buffer_tag_count;
84774a4d
JS
912 int wait_4_mlo_maint_flg;
913 wait_queue_head_t wait_4_mlo_m_q;
ea2151b4
JS
914 /* data structure used for latency data collection */
915#define LPFC_NO_BUCKET 0
916#define LPFC_LINEAR_BUCKET 1
917#define LPFC_POWER2_BUCKET 2
918 uint8_t bucket_type;
919 uint32_t bucket_base;
920 uint32_t bucket_step;
921
922/* Maximum number of events that can be outstanding at any time*/
923#define LPFC_MAX_EVT_COUNT 512
924 atomic_t fast_event_count;
32b9793f
JS
925 uint32_t fcoe_eventtag;
926 uint32_t fcoe_eventtag_at_fcf_scan;
80c17849
JS
927 uint32_t fcoe_cvl_eventtag;
928 uint32_t fcoe_cvl_eventtag_attn;
da0436e9
JS
929 struct lpfc_fcf fcf;
930 uint8_t fc_map[3];
931 uint8_t valid_vlan;
932 uint16_t vlan_id;
933 struct list_head fcf_conn_rec_list;
f1c3b0fc 934
4fede78f 935 spinlock_t ct_ev_lock; /* synchronize access to ct_ev_waiters */
f1c3b0fc
JS
936 struct list_head ct_ev_waiters;
937 struct unsol_rcv_ct_ctx ct_ctx[64];
938 uint32_t ctx_idx;
e2aed29f
JS
939
940 uint8_t menlo_flag; /* menlo generic flags */
941#define HBA_MENLO_SUPPORT 0x1 /* HBA supports menlo commands */
2a9bf3d0
JS
942 uint32_t iocb_cnt;
943 uint32_t iocb_max;
d7c47992 944 atomic_t sdev_cnt;
bc73905a
JS
945 uint8_t fips_spec_rev;
946 uint8_t fips_level;
dea3101e 947};
948
2e0fef85
JS
949static inline struct Scsi_Host *
950lpfc_shost_from_vport(struct lpfc_vport *vport)
951{
952 return container_of((void *) vport, struct Scsi_Host, hostdata[0]);
953}
954
5b8bd0c9 955static inline void
2e0fef85
JS
956lpfc_set_loopback_flag(struct lpfc_hba *phba)
957{
5b8bd0c9 958 if (phba->cfg_topology == FLAGS_LOCAL_LB)
2e0fef85 959 phba->link_flag |= LS_LOOPBACK_MODE;
5b8bd0c9 960 else
2e0fef85
JS
961 phba->link_flag &= ~LS_LOOPBACK_MODE;
962}
963
964static inline int
965lpfc_is_link_up(struct lpfc_hba *phba)
966{
967 return phba->link_state == LPFC_LINK_UP ||
92d7f7b0
JS
968 phba->link_state == LPFC_CLEAR_LA ||
969 phba->link_state == LPFC_HBA_READY;
5b8bd0c9 970}
dea3101e 971
5e9d9b82
JS
972static inline void
973lpfc_worker_wake_up(struct lpfc_hba *phba)
974{
975 /* Set the lpfc data pending flag */
976 set_bit(LPFC_DATA_READY, &phba->data_flags);
977
978 /* Wake up worker thread */
979 wake_up(&phba->work_waitq);
980 return;
981}
982
9940b97b
JS
983static inline int
984lpfc_readl(void __iomem *addr, uint32_t *data)
985{
986 uint32_t temp;
987 temp = readl(addr);
988 if (temp == 0xffffffff)
989 return -EIO;
990 *data = temp;
991 return 0;
992}
993
994static inline int
9399627f
JS
995lpfc_sli_read_hs(struct lpfc_hba *phba)
996{
997 /*
998 * There was a link/board error. Read the status register to retrieve
999 * the error event and process it.
1000 */
1001 phba->sli.slistat.err_attn_event++;
1002
9940b97b
JS
1003 /* Save status info and check for unplug error */
1004 if (lpfc_readl(phba->HSregaddr, &phba->work_hs) ||
1005 lpfc_readl(phba->MBslimaddr + 0xa8, &phba->work_status[0]) ||
1006 lpfc_readl(phba->MBslimaddr + 0xac, &phba->work_status[1])) {
1007 return -EIO;
1008 }
9399627f
JS
1009
1010 /* Clear chip Host Attention error bit */
1011 writel(HA_ERATT, phba->HAregaddr);
1012 readl(phba->HAregaddr); /* flush */
1013 phba->pport->stopped = 1;
1014
9940b97b 1015 return 0;
9399627f 1016}