Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dtor/input
[linux-2.6-block.git] / drivers / scsi / aic7xxx / aic7xxx_osm.h
CommitLineData
1da177e4
LT
1/*
2 * Adaptec AIC7xxx device driver for Linux.
3 *
4 * Copyright (c) 1994 John Aycock
5 * The University of Calgary Department of Computer Science.
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2, or (at your option)
10 * any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; see the file COPYING. If not, write to
19 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
20 *
21 * Copyright (c) 2000-2003 Adaptec Inc.
22 * All rights reserved.
23 *
24 * Redistribution and use in source and binary forms, with or without
25 * modification, are permitted provided that the following conditions
26 * are met:
27 * 1. Redistributions of source code must retain the above copyright
28 * notice, this list of conditions, and the following disclaimer,
29 * without modification.
30 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
31 * substantially similar to the "NO WARRANTY" disclaimer below
32 * ("Disclaimer") and any redistribution must be conditioned upon
33 * including a substantially similar Disclaimer requirement for further
34 * binary redistribution.
35 * 3. Neither the names of the above-listed copyright holders nor the names
36 * of any contributors may be used to endorse or promote products derived
37 * from this software without specific prior written permission.
38 *
39 * Alternatively, this software may be distributed under the terms of the
40 * GNU General Public License ("GPL") version 2 as published by the Free
41 * Software Foundation.
42 *
43 * NO WARRANTY
44 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
45 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
46 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
47 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
48 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
49 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
50 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
51 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
52 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
53 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
54 * POSSIBILITY OF SUCH DAMAGES.
55 *
56 * $Id: //depot/aic7xxx/linux/drivers/scsi/aic7xxx/aic7xxx_osm.h#151 $
57 *
58 */
59#ifndef _AIC7XXX_LINUX_H_
60#define _AIC7XXX_LINUX_H_
61
62#include <linux/types.h>
63#include <linux/blkdev.h>
64#include <linux/delay.h>
65#include <linux/ioport.h>
66#include <linux/pci.h>
e4e360c3 67#include <linux/interrupt.h>
1da177e4 68#include <linux/module.h>
013791ee 69#include <linux/slab.h>
1da177e4
LT
70#include <asm/byteorder.h>
71#include <asm/io.h>
72
013791ee
CH
73#include <scsi/scsi.h>
74#include <scsi/scsi_cmnd.h>
75#include <scsi/scsi_eh.h>
76#include <scsi/scsi_device.h>
77#include <scsi/scsi_host.h>
78#include <scsi/scsi_tcq.h>
b1abb4d6
JB
79#include <scsi/scsi_transport.h>
80#include <scsi/scsi_transport_spi.h>
1da177e4
LT
81
82/* Core SCSI definitions */
83#define AIC_LIB_PREFIX ahc
1da177e4
LT
84
85/* Name space conflict with BSD queue macros */
86#ifdef LIST_HEAD
87#undef LIST_HEAD
88#endif
89
90#include "cam.h"
91#include "queue.h"
92#include "scsi_message.h"
93#include "aiclib.h"
94
95/*********************************** Debugging ********************************/
96#ifdef CONFIG_AIC7XXX_DEBUG_ENABLE
97#ifdef CONFIG_AIC7XXX_DEBUG_MASK
98#define AHC_DEBUG 1
99#define AHC_DEBUG_OPTS CONFIG_AIC7XXX_DEBUG_MASK
100#else
101/*
102 * Compile in debugging code, but do not enable any printfs.
103 */
104#define AHC_DEBUG 1
105#endif
106/* No debugging code. */
107#endif
108
109/************************* Forward Declarations *******************************/
110struct ahc_softc;
111typedef struct pci_dev *ahc_dev_softc_t;
013791ee 112typedef struct scsi_cmnd *ahc_io_ctx_t;
1da177e4
LT
113
114/******************************* Byte Order ***********************************/
115#define ahc_htobe16(x) cpu_to_be16(x)
116#define ahc_htobe32(x) cpu_to_be32(x)
117#define ahc_htobe64(x) cpu_to_be64(x)
118#define ahc_htole16(x) cpu_to_le16(x)
119#define ahc_htole32(x) cpu_to_le32(x)
120#define ahc_htole64(x) cpu_to_le64(x)
121
122#define ahc_be16toh(x) be16_to_cpu(x)
123#define ahc_be32toh(x) be32_to_cpu(x)
124#define ahc_be64toh(x) be64_to_cpu(x)
125#define ahc_le16toh(x) le16_to_cpu(x)
126#define ahc_le32toh(x) le32_to_cpu(x)
127#define ahc_le64toh(x) le64_to_cpu(x)
128
1da177e4
LT
129/************************* Configuration Data *********************************/
130extern u_int aic7xxx_no_probe;
131extern u_int aic7xxx_allow_memio;
013791ee 132extern struct scsi_host_template aic7xxx_driver_template;
1da177e4
LT
133
134/***************************** Bus Space/DMA **********************************/
135
136typedef uint32_t bus_size_t;
137
138typedef enum {
139 BUS_SPACE_MEMIO,
140 BUS_SPACE_PIO
141} bus_space_tag_t;
142
143typedef union {
144 u_long ioport;
145 volatile uint8_t __iomem *maddr;
146} bus_space_handle_t;
147
148typedef struct bus_dma_segment
149{
150 dma_addr_t ds_addr;
151 bus_size_t ds_len;
152} bus_dma_segment_t;
153
154struct ahc_linux_dma_tag
155{
156 bus_size_t alignment;
157 bus_size_t boundary;
158 bus_size_t maxsize;
159};
160typedef struct ahc_linux_dma_tag* bus_dma_tag_t;
161
7dfa0f26 162typedef dma_addr_t bus_dmamap_t;
1da177e4
LT
163
164typedef int bus_dma_filter_t(void*, dma_addr_t);
165typedef void bus_dmamap_callback_t(void *, bus_dma_segment_t *, int, int);
166
167#define BUS_DMA_WAITOK 0x0
168#define BUS_DMA_NOWAIT 0x1
169#define BUS_DMA_ALLOCNOW 0x2
170#define BUS_DMA_LOAD_SEGS 0x4 /*
171 * Argument is an S/G list not
172 * a single buffer.
173 */
174
175#define BUS_SPACE_MAXADDR 0xFFFFFFFF
176#define BUS_SPACE_MAXADDR_32BIT 0xFFFFFFFF
177#define BUS_SPACE_MAXSIZE_32BIT 0xFFFFFFFF
178
179int ahc_dma_tag_create(struct ahc_softc *, bus_dma_tag_t /*parent*/,
180 bus_size_t /*alignment*/, bus_size_t /*boundary*/,
181 dma_addr_t /*lowaddr*/, dma_addr_t /*highaddr*/,
182 bus_dma_filter_t*/*filter*/, void */*filterarg*/,
183 bus_size_t /*maxsize*/, int /*nsegments*/,
184 bus_size_t /*maxsegsz*/, int /*flags*/,
185 bus_dma_tag_t */*dma_tagp*/);
186
187void ahc_dma_tag_destroy(struct ahc_softc *, bus_dma_tag_t /*tag*/);
188
189int ahc_dmamem_alloc(struct ahc_softc *, bus_dma_tag_t /*dmat*/,
190 void** /*vaddr*/, int /*flags*/,
191 bus_dmamap_t* /*mapp*/);
192
193void ahc_dmamem_free(struct ahc_softc *, bus_dma_tag_t /*dmat*/,
194 void* /*vaddr*/, bus_dmamap_t /*map*/);
195
196void ahc_dmamap_destroy(struct ahc_softc *, bus_dma_tag_t /*tag*/,
197 bus_dmamap_t /*map*/);
198
199int ahc_dmamap_load(struct ahc_softc *ahc, bus_dma_tag_t /*dmat*/,
200 bus_dmamap_t /*map*/, void * /*buf*/,
201 bus_size_t /*buflen*/, bus_dmamap_callback_t *,
202 void */*callback_arg*/, int /*flags*/);
203
204int ahc_dmamap_unload(struct ahc_softc *, bus_dma_tag_t, bus_dmamap_t);
205
206/*
207 * Operations performed by ahc_dmamap_sync().
208 */
209#define BUS_DMASYNC_PREREAD 0x01 /* pre-read synchronization */
210#define BUS_DMASYNC_POSTREAD 0x02 /* post-read synchronization */
211#define BUS_DMASYNC_PREWRITE 0x04 /* pre-write synchronization */
212#define BUS_DMASYNC_POSTWRITE 0x08 /* post-write synchronization */
213
214/*
215 * XXX
216 * ahc_dmamap_sync is only used on buffers allocated with
217 * the pci_alloc_consistent() API. Although I'm not sure how
218 * this works on architectures with a write buffer, Linux does
219 * not have an API to sync "coherent" memory. Perhaps we need
220 * to do an mb()?
221 */
222#define ahc_dmamap_sync(ahc, dma_tag, dmamap, offset, len, op)
223
1da177e4
LT
224/********************************** Includes **********************************/
225#ifdef CONFIG_AIC7XXX_REG_PRETTY_PRINT
226#define AIC_DEBUG_REGISTERS 1
227#else
228#define AIC_DEBUG_REGISTERS 0
229#endif
230#include "aic7xxx.h"
231
232/***************************** Timer Facilities *******************************/
1beb6fa8 233static inline void
1da177e4
LT
234ahc_scb_timer_reset(struct scb *scb, u_int usec)
235{
1da177e4
LT
236}
237
238/***************************** SMP support ************************************/
239#include <linux/spinlock.h>
240
79778a27 241#define AIC7XXX_DRIVER_VERSION "7.0"
1da177e4 242
1da177e4
LT
243/*************************** Device Data Structures ***************************/
244/*
245 * A per probed device structure used to deal with some error recovery
246 * scenarios that the Linux mid-layer code just doesn't know how to
247 * handle. The structure allocated for a device only becomes persistent
248 * after a successfully completed inquiry command to the target when
249 * that inquiry data indicates a lun is present.
250 */
1da177e4 251typedef enum {
1da177e4 252 AHC_DEV_FREEZE_TIL_EMPTY = 0x02, /* Freeze queue until active == 0 */
1da177e4
LT
253 AHC_DEV_Q_BASIC = 0x10, /* Allow basic device queuing */
254 AHC_DEV_Q_TAGGED = 0x20, /* Allow full SCSI2 command queueing */
255 AHC_DEV_PERIODIC_OTAG = 0x40, /* Send OTAG to prevent starvation */
1da177e4
LT
256} ahc_linux_dev_flags;
257
1da177e4 258struct ahc_linux_device {
1da177e4
LT
259 /*
260 * The number of transactions currently
261 * queued to the device.
262 */
263 int active;
264
265 /*
266 * The currently allowed number of
267 * transactions that can be queued to
268 * the device. Must be signed for
269 * conversion from tagged to untagged
270 * mode where the device may have more
271 * than one outstanding active transaction.
272 */
273 int openings;
274
275 /*
276 * A positive count indicates that this
277 * device's queue is halted.
278 */
279 u_int qfrozen;
280
281 /*
282 * Cumulative command counter.
283 */
284 u_long commands_issued;
285
286 /*
287 * The number of tagged transactions when
288 * running at our current opening level
289 * that have been successfully received by
290 * this device since the last QUEUE FULL.
291 */
292 u_int tag_success_count;
293#define AHC_TAG_SUCCESS_INTERVAL 50
294
295 ahc_linux_dev_flags flags;
296
1da177e4
LT
297 /*
298 * The high limit for the tags variable.
299 */
300 u_int maxtags;
301
302 /*
303 * The computed number of tags outstanding
304 * at the time of the last QUEUE FULL event.
305 */
306 u_int tags_on_last_queuefull;
307
308 /*
309 * How many times we have seen a queue full
310 * with the same number of tags. This is used
311 * to stop our adaptive queue depth algorithm
312 * on devices with a fixed number of tags.
313 */
314 u_int last_queuefull_same_count;
315#define AHC_LOCK_TAGS_COUNT 50
316
317 /*
318 * How many transactions have been queued
319 * without the device going idle. We use
320 * this statistic to determine when to issue
321 * an ordered tag to prevent transaction
322 * starvation. This statistic is only updated
323 * if the AHC_DEV_PERIODIC_OTAG flag is set
324 * on this device.
325 */
326 u_int commands_since_idle_or_otag;
327#define AHC_OTAG_THRESH 500
1da177e4
LT
328};
329
1da177e4
LT
330/********************* Definitions Required by the Core ***********************/
331/*
332 * Number of SG segments we require. So long as the S/G segments for
333 * a particular transaction are allocated in a physically contiguous
334 * manner and are allocated below 4GB, the number of S/G segments is
335 * unrestricted.
336 */
1da177e4 337#define AHC_NSEG 128
1da177e4
LT
338
339/*
340 * Per-SCB OSM storage.
341 */
1da177e4
LT
342struct scb_platform_data {
343 struct ahc_linux_device *dev;
344 dma_addr_t buf_busaddr;
345 uint32_t xfer_len;
346 uint32_t sense_resid; /* Auto-Sense residual */
1da177e4
LT
347};
348
349/*
350 * Define a structure used for each host adapter. All members are
351 * aligned on a boundary >= the size of the member to honor the
352 * alignment restrictions of the various platforms supported by
353 * this driver.
354 */
1da177e4
LT
355struct ahc_platform_data {
356 /*
357 * Fields accessed from interrupt context.
358 */
b1abb4d6 359 struct scsi_target *starget[AHC_NUM_TARGETS];
1da177e4
LT
360
361 spinlock_t spin_lock;
1da177e4 362 u_int qfrozen;
8cac8145 363 struct completion *eh_done;
1da177e4
LT
364 struct Scsi_Host *host; /* pointer to scsi host */
365#define AHC_LINUX_NOIRQ ((uint32_t)~0)
366 uint32_t irq; /* IRQ for this adapter */
367 uint32_t bios_address;
44850413 368 resource_size_t mem_busaddr; /* Mem Base Addr */
1da177e4
LT
369};
370
be0d6768 371void ahc_delay(long);
1da177e4
LT
372
373
374/***************************** Low Level I/O **********************************/
be0d6768
DV
375uint8_t ahc_inb(struct ahc_softc * ahc, long port);
376void ahc_outb(struct ahc_softc * ahc, long port, uint8_t val);
377void ahc_outsb(struct ahc_softc * ahc, long port,
378 uint8_t *, int count);
379void ahc_insb(struct ahc_softc * ahc, long port,
380 uint8_t *, int count);
1da177e4
LT
381
382/**************************** Initialization **********************************/
383int ahc_linux_register_host(struct ahc_softc *,
013791ee 384 struct scsi_host_template *);
1da177e4 385
1da177e4
LT
386/******************************** Locking *************************************/
387/* Lock protecting internal data structures */
1da177e4 388
1beb6fa8 389static inline void
1da177e4
LT
390ahc_lockinit(struct ahc_softc *ahc)
391{
392 spin_lock_init(&ahc->platform_data->spin_lock);
393}
394
1beb6fa8 395static inline void
1da177e4
LT
396ahc_lock(struct ahc_softc *ahc, unsigned long *flags)
397{
398 spin_lock_irqsave(&ahc->platform_data->spin_lock, *flags);
399}
400
1beb6fa8 401static inline void
1da177e4
LT
402ahc_unlock(struct ahc_softc *ahc, unsigned long *flags)
403{
404 spin_unlock_irqrestore(&ahc->platform_data->spin_lock, *flags);
405}
406
1da177e4
LT
407/******************************* PCI Definitions ******************************/
408/*
409 * PCIM_xxx: mask to locate subfield in register
410 * PCIR_xxx: config register offset
411 * PCIC_xxx: device class
412 * PCIS_xxx: device subclass
413 * PCIP_xxx: device programming interface
414 * PCIV_xxx: PCI vendor ID (only required to fixup ancient devices)
415 * PCID_xxx: device ID
416 */
417#define PCIR_DEVVENDOR 0x00
418#define PCIR_VENDOR 0x00
419#define PCIR_DEVICE 0x02
420#define PCIR_COMMAND 0x04
421#define PCIM_CMD_PORTEN 0x0001
422#define PCIM_CMD_MEMEN 0x0002
423#define PCIM_CMD_BUSMASTEREN 0x0004
424#define PCIM_CMD_MWRICEN 0x0010
425#define PCIM_CMD_PERRESPEN 0x0040
426#define PCIM_CMD_SERRESPEN 0x0100
427#define PCIR_STATUS 0x06
428#define PCIR_REVID 0x08
429#define PCIR_PROGIF 0x09
430#define PCIR_SUBCLASS 0x0a
431#define PCIR_CLASS 0x0b
432#define PCIR_CACHELNSZ 0x0c
433#define PCIR_LATTIMER 0x0d
434#define PCIR_HEADERTYPE 0x0e
435#define PCIM_MFDEV 0x80
436#define PCIR_BIST 0x0f
437#define PCIR_CAP_PTR 0x34
438
439/* config registers for header type 0 devices */
440#define PCIR_MAPS 0x10
441#define PCIR_SUBVEND_0 0x2c
442#define PCIR_SUBDEV_0 0x2e
443
1da177e4
LT
444typedef enum
445{
446 AHC_POWER_STATE_D0,
447 AHC_POWER_STATE_D1,
448 AHC_POWER_STATE_D2,
449 AHC_POWER_STATE_D3
450} ahc_power_state;
451
452/**************************** VL/EISA Routines ********************************/
1da177e4 453#ifdef CONFIG_EISA
1da177e4
LT
454int ahc_linux_eisa_init(void);
455void ahc_linux_eisa_exit(void);
456int aic7770_map_registers(struct ahc_softc *ahc,
457 u_int port);
458int aic7770_map_int(struct ahc_softc *ahc, u_int irq);
459#else
460static inline int ahc_linux_eisa_init(void) {
461 return -ENODEV;
462}
463static inline void ahc_linux_eisa_exit(void) {
464}
465#endif
466
467/******************************* PCI Routines *********************************/
468#ifdef CONFIG_PCI
469int ahc_linux_pci_init(void);
470void ahc_linux_pci_exit(void);
471int ahc_pci_map_registers(struct ahc_softc *ahc);
472int ahc_pci_map_int(struct ahc_softc *ahc);
473
be0d6768 474uint32_t ahc_pci_read_config(ahc_dev_softc_t pci,
1da177e4
LT
475 int reg, int width);
476
be0d6768
DV
477void ahc_pci_write_config(ahc_dev_softc_t pci,
478 int reg, uint32_t value,
479 int width);
1da177e4 480
1beb6fa8
HH
481static inline int ahc_get_pci_function(ahc_dev_softc_t);
482static inline int
1da177e4
LT
483ahc_get_pci_function(ahc_dev_softc_t pci)
484{
485 return (PCI_FUNC(pci->devfn));
486}
487
1beb6fa8
HH
488static inline int ahc_get_pci_slot(ahc_dev_softc_t);
489static inline int
1da177e4
LT
490ahc_get_pci_slot(ahc_dev_softc_t pci)
491{
492 return (PCI_SLOT(pci->devfn));
493}
494
1beb6fa8
HH
495static inline int ahc_get_pci_bus(ahc_dev_softc_t);
496static inline int
1da177e4
LT
497ahc_get_pci_bus(ahc_dev_softc_t pci)
498{
499 return (pci->bus->number);
500}
501#else
502static inline int ahc_linux_pci_init(void) {
503 return 0;
504}
505static inline void ahc_linux_pci_exit(void) {
506}
507#endif
508
1beb6fa8
HH
509static inline void ahc_flush_device_writes(struct ahc_softc *);
510static inline void
1da177e4
LT
511ahc_flush_device_writes(struct ahc_softc *ahc)
512{
513 /* XXX Is this sufficient for all architectures??? */
514 ahc_inb(ahc, INTSTAT);
515}
516
517/**************************** Proc FS Support *********************************/
6b3a8bbf
AV
518int ahc_proc_write_seeprom(struct Scsi_Host *, char *, int);
519int ahc_linux_show_info(struct seq_file *, struct Scsi_Host *);
1da177e4
LT
520
521/*************************** Domain Validation ********************************/
1da177e4 522/*********************** Transaction Access Wrappers *************************/
1beb6fa8
HH
523static inline void ahc_cmd_set_transaction_status(struct scsi_cmnd *, uint32_t);
524static inline void ahc_set_transaction_status(struct scb *, uint32_t);
525static inline void ahc_cmd_set_scsi_status(struct scsi_cmnd *, uint32_t);
526static inline void ahc_set_scsi_status(struct scb *, uint32_t);
527static inline uint32_t ahc_cmd_get_transaction_status(struct scsi_cmnd *cmd);
528static inline uint32_t ahc_get_transaction_status(struct scb *);
529static inline uint32_t ahc_cmd_get_scsi_status(struct scsi_cmnd *cmd);
530static inline uint32_t ahc_get_scsi_status(struct scb *);
531static inline void ahc_set_transaction_tag(struct scb *, int, u_int);
532static inline u_long ahc_get_transfer_length(struct scb *);
533static inline int ahc_get_transfer_dir(struct scb *);
534static inline void ahc_set_residual(struct scb *, u_long);
535static inline void ahc_set_sense_residual(struct scb *scb, u_long resid);
536static inline u_long ahc_get_residual(struct scb *);
537static inline u_long ahc_get_sense_residual(struct scb *);
538static inline int ahc_perform_autosense(struct scb *);
539static inline uint32_t ahc_get_sense_bufsize(struct ahc_softc *,
1da177e4 540 struct scb *);
1beb6fa8 541static inline void ahc_notify_xfer_settings_change(struct ahc_softc *,
1da177e4 542 struct ahc_devinfo *);
1beb6fa8 543static inline void ahc_platform_scb_free(struct ahc_softc *ahc,
1da177e4 544 struct scb *scb);
1beb6fa8 545static inline void ahc_freeze_scb(struct scb *scb);
1da177e4 546
1beb6fa8 547static inline
013791ee 548void ahc_cmd_set_transaction_status(struct scsi_cmnd *cmd, uint32_t status)
1da177e4
LT
549{
550 cmd->result &= ~(CAM_STATUS_MASK << 16);
551 cmd->result |= status << 16;
552}
553
1beb6fa8 554static inline
1da177e4
LT
555void ahc_set_transaction_status(struct scb *scb, uint32_t status)
556{
557 ahc_cmd_set_transaction_status(scb->io_ctx,status);
558}
559
1beb6fa8 560static inline
013791ee 561void ahc_cmd_set_scsi_status(struct scsi_cmnd *cmd, uint32_t status)
1da177e4
LT
562{
563 cmd->result &= ~0xFFFF;
564 cmd->result |= status;
565}
566
1beb6fa8 567static inline
1da177e4
LT
568void ahc_set_scsi_status(struct scb *scb, uint32_t status)
569{
570 ahc_cmd_set_scsi_status(scb->io_ctx, status);
571}
572
1beb6fa8 573static inline
013791ee 574uint32_t ahc_cmd_get_transaction_status(struct scsi_cmnd *cmd)
1da177e4
LT
575{
576 return ((cmd->result >> 16) & CAM_STATUS_MASK);
577}
578
1beb6fa8 579static inline
1da177e4
LT
580uint32_t ahc_get_transaction_status(struct scb *scb)
581{
582 return (ahc_cmd_get_transaction_status(scb->io_ctx));
583}
584
1beb6fa8 585static inline
013791ee 586uint32_t ahc_cmd_get_scsi_status(struct scsi_cmnd *cmd)
1da177e4
LT
587{
588 return (cmd->result & 0xFFFF);
589}
590
1beb6fa8 591static inline
1da177e4
LT
592uint32_t ahc_get_scsi_status(struct scb *scb)
593{
594 return (ahc_cmd_get_scsi_status(scb->io_ctx));
595}
596
1beb6fa8 597static inline
1da177e4
LT
598void ahc_set_transaction_tag(struct scb *scb, int enabled, u_int type)
599{
600 /*
601 * Nothing to do for linux as the incoming transaction
602 * has no concept of tag/non tagged, etc.
603 */
604}
605
1beb6fa8 606static inline
1da177e4
LT
607u_long ahc_get_transfer_length(struct scb *scb)
608{
609 return (scb->platform_data->xfer_len);
610}
611
1beb6fa8 612static inline
1da177e4
LT
613int ahc_get_transfer_dir(struct scb *scb)
614{
615 return (scb->io_ctx->sc_data_direction);
616}
617
1beb6fa8 618static inline
1da177e4
LT
619void ahc_set_residual(struct scb *scb, u_long resid)
620{
3a57c4a5 621 scsi_set_resid(scb->io_ctx, resid);
1da177e4
LT
622}
623
1beb6fa8 624static inline
1da177e4
LT
625void ahc_set_sense_residual(struct scb *scb, u_long resid)
626{
627 scb->platform_data->sense_resid = resid;
628}
629
1beb6fa8 630static inline
1da177e4
LT
631u_long ahc_get_residual(struct scb *scb)
632{
3a57c4a5 633 return scsi_get_resid(scb->io_ctx);
1da177e4
LT
634}
635
1beb6fa8 636static inline
1da177e4
LT
637u_long ahc_get_sense_residual(struct scb *scb)
638{
639 return (scb->platform_data->sense_resid);
640}
641
1beb6fa8 642static inline
1da177e4
LT
643int ahc_perform_autosense(struct scb *scb)
644{
645 /*
646 * We always perform autosense in Linux.
647 * On other platforms this is set on a
648 * per-transaction basis.
649 */
650 return (1);
651}
652
1beb6fa8 653static inline uint32_t
1da177e4
LT
654ahc_get_sense_bufsize(struct ahc_softc *ahc, struct scb *scb)
655{
656 return (sizeof(struct scsi_sense_data));
657}
658
1beb6fa8 659static inline void
1da177e4
LT
660ahc_notify_xfer_settings_change(struct ahc_softc *ahc,
661 struct ahc_devinfo *devinfo)
662{
663 /* Nothing to do here for linux */
664}
665
1beb6fa8 666static inline void
1da177e4
LT
667ahc_platform_scb_free(struct ahc_softc *ahc, struct scb *scb)
668{
1da177e4
LT
669}
670
671int ahc_platform_alloc(struct ahc_softc *ahc, void *platform_arg);
672void ahc_platform_free(struct ahc_softc *ahc);
673void ahc_platform_freeze_devq(struct ahc_softc *ahc, struct scb *scb);
674
1beb6fa8 675static inline void
1da177e4
LT
676ahc_freeze_scb(struct scb *scb)
677{
678 if ((scb->io_ctx->result & (CAM_DEV_QFRZN << 16)) == 0) {
679 scb->io_ctx->result |= CAM_DEV_QFRZN << 16;
680 scb->platform_data->dev->qfrozen++;
681 }
682}
683
9080063f 684void ahc_platform_set_tags(struct ahc_softc *ahc, struct scsi_device *sdev,
1da177e4
LT
685 struct ahc_devinfo *devinfo, ahc_queue_alg);
686int ahc_platform_abort_scbs(struct ahc_softc *ahc, int target,
687 char channel, int lun, u_int tag,
688 role_t role, uint32_t status);
689irqreturn_t
7d12e780 690 ahc_linux_isr(int irq, void *dev_id);
1da177e4 691void ahc_platform_flushwork(struct ahc_softc *ahc);
1da177e4
LT
692void ahc_done(struct ahc_softc*, struct scb*);
693void ahc_send_async(struct ahc_softc *, char channel,
9080063f 694 u_int target, u_int lun, ac_code);
1da177e4
LT
695void ahc_print_path(struct ahc_softc *, struct scb *);
696void ahc_platform_dump_card_state(struct ahc_softc *ahc);
697
698#ifdef CONFIG_PCI
699#define AHC_PCI_CONFIG 1
700#else
701#define AHC_PCI_CONFIG 0
702#endif
703#define bootverbose aic7xxx_verbose
704extern u_int aic7xxx_verbose;
705#endif /* _AIC7XXX_LINUX_H_ */