Merge tag 'platform-drivers-x86-v6.11-4' of git://git.kernel.org/pub/scm/linux/kernel...
[linux-block.git] / drivers / reset / reset-uniphier-glue.c
CommitLineData
499fef09
KH
1// SPDX-License-Identifier: GPL-2.0
2//
3eb8f765 3// reset-uniphier-glue.c - Glue layer reset driver for UniPhier
499fef09
KH
4// Copyright 2018 Socionext Inc.
5// Author: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
6
7#include <linux/clk.h>
8#include <linux/module.h>
bad8a8af 9#include <linux/of.h>
499fef09
KH
10#include <linux/platform_device.h>
11#include <linux/reset.h>
9357b046 12#include <linux/reset/reset-simple.h>
499fef09
KH
13
14#define MAX_CLKS 2
15#define MAX_RSTS 2
16
3eb8f765 17struct uniphier_glue_reset_soc_data {
499fef09
KH
18 int nclks;
19 const char * const *clock_names;
20 int nrsts;
21 const char * const *reset_names;
22};
23
3eb8f765 24struct uniphier_glue_reset_priv {
499fef09 25 struct clk_bulk_data clk[MAX_CLKS];
176cae38 26 struct reset_control_bulk_data rst[MAX_RSTS];
499fef09 27 struct reset_simple_data rdata;
3eb8f765 28 const struct uniphier_glue_reset_soc_data *data;
499fef09
KH
29};
30
72bb7314
PZ
31static void uniphier_clk_disable(void *_priv)
32{
33 struct uniphier_glue_reset_priv *priv = _priv;
34
35 clk_bulk_disable_unprepare(priv->data->nclks, priv->clk);
36}
37
38static void uniphier_rst_assert(void *_priv)
39{
40 struct uniphier_glue_reset_priv *priv = _priv;
41
42 reset_control_bulk_assert(priv->data->nrsts, priv->rst);
43}
44
3eb8f765 45static int uniphier_glue_reset_probe(struct platform_device *pdev)
499fef09
KH
46{
47 struct device *dev = &pdev->dev;
3eb8f765 48 struct uniphier_glue_reset_priv *priv;
499fef09 49 struct resource *res;
176cae38 50 int i, ret;
499fef09
KH
51
52 priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
53 if (!priv)
54 return -ENOMEM;
55
56 priv->data = of_device_get_match_data(dev);
57 if (WARN_ON(!priv->data || priv->data->nclks > MAX_CLKS ||
58 priv->data->nrsts > MAX_RSTS))
59 return -EINVAL;
60
c6454812 61 priv->rdata.membase = devm_platform_get_and_ioremap_resource(pdev, 0, &res);
499fef09
KH
62 if (IS_ERR(priv->rdata.membase))
63 return PTR_ERR(priv->rdata.membase);
64
65 for (i = 0; i < priv->data->nclks; i++)
66 priv->clk[i].id = priv->data->clock_names[i];
67 ret = devm_clk_bulk_get(dev, priv->data->nclks, priv->clk);
68 if (ret)
69 return ret;
70
176cae38
PZ
71 for (i = 0; i < priv->data->nrsts; i++)
72 priv->rst[i].id = priv->data->reset_names[i];
73 ret = devm_reset_control_bulk_get_shared(dev, priv->data->nrsts,
74 priv->rst);
75 if (ret)
76 return ret;
499fef09
KH
77
78 ret = clk_bulk_prepare_enable(priv->data->nclks, priv->clk);
79 if (ret)
80 return ret;
81
72bb7314
PZ
82 ret = devm_add_action_or_reset(dev, uniphier_clk_disable, priv);
83 if (ret)
84 return ret;
85
176cae38
PZ
86 ret = reset_control_bulk_deassert(priv->data->nrsts, priv->rst);
87 if (ret)
72bb7314
PZ
88 return ret;
89
90 ret = devm_add_action_or_reset(dev, uniphier_rst_assert, priv);
91 if (ret)
92 return ret;
499fef09
KH
93
94 spin_lock_init(&priv->rdata.lock);
95 priv->rdata.rcdev.owner = THIS_MODULE;
3a2390c6 96 priv->rdata.rcdev.nr_resets = resource_size(res) * BITS_PER_BYTE;
499fef09
KH
97 priv->rdata.rcdev.ops = &reset_simple_ops;
98 priv->rdata.rcdev.of_node = dev->of_node;
99 priv->rdata.active_low = true;
100
72bb7314 101 return devm_reset_controller_register(dev, &priv->rdata.rcdev);
499fef09
KH
102}
103
104static const char * const uniphier_pro4_clock_reset_names[] = {
105 "gio", "link",
106};
107
3eb8f765 108static const struct uniphier_glue_reset_soc_data uniphier_pro4_data = {
499fef09
KH
109 .nclks = ARRAY_SIZE(uniphier_pro4_clock_reset_names),
110 .clock_names = uniphier_pro4_clock_reset_names,
111 .nrsts = ARRAY_SIZE(uniphier_pro4_clock_reset_names),
112 .reset_names = uniphier_pro4_clock_reset_names,
113};
114
115static const char * const uniphier_pxs2_clock_reset_names[] = {
116 "link",
117};
118
3eb8f765 119static const struct uniphier_glue_reset_soc_data uniphier_pxs2_data = {
499fef09
KH
120 .nclks = ARRAY_SIZE(uniphier_pxs2_clock_reset_names),
121 .clock_names = uniphier_pxs2_clock_reset_names,
122 .nrsts = ARRAY_SIZE(uniphier_pxs2_clock_reset_names),
123 .reset_names = uniphier_pxs2_clock_reset_names,
124};
125
3eb8f765 126static const struct of_device_id uniphier_glue_reset_match[] = {
499fef09
KH
127 {
128 .compatible = "socionext,uniphier-pro4-usb3-reset",
129 .data = &uniphier_pro4_data,
130 },
8c2def0f
KH
131 {
132 .compatible = "socionext,uniphier-pro5-usb3-reset",
133 .data = &uniphier_pro4_data,
134 },
499fef09
KH
135 {
136 .compatible = "socionext,uniphier-pxs2-usb3-reset",
137 .data = &uniphier_pxs2_data,
138 },
139 {
140 .compatible = "socionext,uniphier-ld20-usb3-reset",
141 .data = &uniphier_pxs2_data,
142 },
143 {
144 .compatible = "socionext,uniphier-pxs3-usb3-reset",
145 .data = &uniphier_pxs2_data,
146 },
3440b8fa
KH
147 {
148 .compatible = "socionext,uniphier-nx1-usb3-reset",
149 .data = &uniphier_pxs2_data,
150 },
d0c2d210
KH
151 {
152 .compatible = "socionext,uniphier-pro4-ahci-reset",
153 .data = &uniphier_pro4_data,
154 },
155 {
156 .compatible = "socionext,uniphier-pxs2-ahci-reset",
157 .data = &uniphier_pxs2_data,
158 },
159 {
160 .compatible = "socionext,uniphier-pxs3-ahci-reset",
161 .data = &uniphier_pxs2_data,
162 },
499fef09
KH
163 { /* Sentinel */ }
164};
3eb8f765 165MODULE_DEVICE_TABLE(of, uniphier_glue_reset_match);
499fef09 166
3eb8f765
KH
167static struct platform_driver uniphier_glue_reset_driver = {
168 .probe = uniphier_glue_reset_probe,
499fef09 169 .driver = {
3eb8f765
KH
170 .name = "uniphier-glue-reset",
171 .of_match_table = uniphier_glue_reset_match,
499fef09
KH
172 },
173};
3eb8f765 174module_platform_driver(uniphier_glue_reset_driver);
499fef09
KH
175
176MODULE_AUTHOR("Kunihiko Hayashi <hayashi.kunihiko@socionext.com>");
3eb8f765 177MODULE_DESCRIPTION("UniPhier Glue layer reset driver");
499fef09 178MODULE_LICENSE("GPL");