Merge branch 'fixes' of git://git.infradead.org/users/vkoul/slave-dma
[linux-2.6-block.git] / drivers / regulator / tps65910-regulator.c
CommitLineData
518fb721
GG
1/*
2 * tps65910.c -- TI tps65910
3 *
4 * Copyright 2010 Texas Instruments Inc.
5 *
6 * Author: Graeme Gregory <gg@slimlogic.co.uk>
7 * Author: Jorge Eduardo Candelaria <jedu@slimlogic.co.uk>
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 */
15
16#include <linux/kernel.h>
17#include <linux/module.h>
18#include <linux/init.h>
19#include <linux/err.h>
20#include <linux/platform_device.h>
21#include <linux/regulator/driver.h>
22#include <linux/regulator/machine.h>
518fb721
GG
23#include <linux/slab.h>
24#include <linux/gpio.h>
25#include <linux/mfd/tps65910.h>
6790178f 26#include <linux/regulator/of_regulator.h>
518fb721 27
518fb721 28#define TPS65910_SUPPLY_STATE_ENABLED 0x1
1e0c66f4
LD
29#define EXT_SLEEP_CONTROL (TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1 | \
30 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2 | \
f30b0716
LD
31 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3 | \
32 TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP)
518fb721 33
d9fe28f9
AL
34/* supported VIO voltages in microvolts */
35static const unsigned int VIO_VSEL_table[] = {
36 1500000, 1800000, 2500000, 3300000,
518fb721
GG
37};
38
a320e3c3
JEC
39/* VSEL tables for TPS65910 specific LDOs and dcdc's */
40
a9a5659a
AC
41/* supported VRTC voltages in microvolts */
42static const unsigned int VRTC_VSEL_table[] = {
43 1800000,
44};
45
d9fe28f9
AL
46/* supported VDD3 voltages in microvolts */
47static const unsigned int VDD3_VSEL_table[] = {
48 5000000,
518fb721
GG
49};
50
d9fe28f9
AL
51/* supported VDIG1 voltages in microvolts */
52static const unsigned int VDIG1_VSEL_table[] = {
53 1200000, 1500000, 1800000, 2700000,
518fb721
GG
54};
55
d9fe28f9
AL
56/* supported VDIG2 voltages in microvolts */
57static const unsigned int VDIG2_VSEL_table[] = {
58 1000000, 1100000, 1200000, 1800000,
518fb721
GG
59};
60
d9fe28f9
AL
61/* supported VPLL voltages in microvolts */
62static const unsigned int VPLL_VSEL_table[] = {
63 1000000, 1100000, 1800000, 2500000,
518fb721
GG
64};
65
d9fe28f9
AL
66/* supported VDAC voltages in microvolts */
67static const unsigned int VDAC_VSEL_table[] = {
68 1800000, 2600000, 2800000, 2850000,
518fb721
GG
69};
70
d9fe28f9
AL
71/* supported VAUX1 voltages in microvolts */
72static const unsigned int VAUX1_VSEL_table[] = {
73 1800000, 2500000, 2800000, 2850000,
518fb721
GG
74};
75
d9fe28f9
AL
76/* supported VAUX2 voltages in microvolts */
77static const unsigned int VAUX2_VSEL_table[] = {
78 1800000, 2800000, 2900000, 3300000,
518fb721
GG
79};
80
d9fe28f9
AL
81/* supported VAUX33 voltages in microvolts */
82static const unsigned int VAUX33_VSEL_table[] = {
83 1800000, 2000000, 2800000, 3300000,
518fb721
GG
84};
85
d9fe28f9
AL
86/* supported VMMC voltages in microvolts */
87static const unsigned int VMMC_VSEL_table[] = {
88 1800000, 2800000, 3000000, 3300000,
518fb721
GG
89};
90
03746dcb
MP
91/* supported BBCH voltages in microvolts */
92static const unsigned int VBB_VSEL_table[] = {
93 3000000, 2520000, 3150000, 5000000,
94};
95
518fb721
GG
96struct tps_info {
97 const char *name;
19228a6a 98 const char *vin_name;
7d38a3cb 99 u8 n_voltages;
d9fe28f9 100 const unsigned int *voltage_table;
0651eed5 101 int enable_time_us;
518fb721
GG
102};
103
104static struct tps_info tps65910_regs[] = {
105 {
33a6943d 106 .name = "vrtc",
19228a6a 107 .vin_name = "vcc7",
a9a5659a
AC
108 .n_voltages = ARRAY_SIZE(VRTC_VSEL_table),
109 .voltage_table = VRTC_VSEL_table,
0651eed5 110 .enable_time_us = 2200,
518fb721
GG
111 },
112 {
33a6943d 113 .name = "vio",
19228a6a 114 .vin_name = "vccio",
7d38a3cb
LD
115 .n_voltages = ARRAY_SIZE(VIO_VSEL_table),
116 .voltage_table = VIO_VSEL_table,
0651eed5 117 .enable_time_us = 350,
518fb721
GG
118 },
119 {
33a6943d 120 .name = "vdd1",
19228a6a 121 .vin_name = "vcc1",
0651eed5 122 .enable_time_us = 350,
518fb721
GG
123 },
124 {
33a6943d 125 .name = "vdd2",
19228a6a 126 .vin_name = "vcc2",
0651eed5 127 .enable_time_us = 350,
518fb721
GG
128 },
129 {
33a6943d 130 .name = "vdd3",
7d38a3cb
LD
131 .n_voltages = ARRAY_SIZE(VDD3_VSEL_table),
132 .voltage_table = VDD3_VSEL_table,
0651eed5 133 .enable_time_us = 200,
518fb721
GG
134 },
135 {
33a6943d 136 .name = "vdig1",
19228a6a 137 .vin_name = "vcc6",
7d38a3cb
LD
138 .n_voltages = ARRAY_SIZE(VDIG1_VSEL_table),
139 .voltage_table = VDIG1_VSEL_table,
0651eed5 140 .enable_time_us = 100,
518fb721
GG
141 },
142 {
33a6943d 143 .name = "vdig2",
19228a6a 144 .vin_name = "vcc6",
7d38a3cb
LD
145 .n_voltages = ARRAY_SIZE(VDIG2_VSEL_table),
146 .voltage_table = VDIG2_VSEL_table,
0651eed5 147 .enable_time_us = 100,
518fb721
GG
148 },
149 {
33a6943d 150 .name = "vpll",
19228a6a 151 .vin_name = "vcc5",
7d38a3cb
LD
152 .n_voltages = ARRAY_SIZE(VPLL_VSEL_table),
153 .voltage_table = VPLL_VSEL_table,
0651eed5 154 .enable_time_us = 100,
518fb721
GG
155 },
156 {
33a6943d 157 .name = "vdac",
19228a6a 158 .vin_name = "vcc5",
7d38a3cb
LD
159 .n_voltages = ARRAY_SIZE(VDAC_VSEL_table),
160 .voltage_table = VDAC_VSEL_table,
0651eed5 161 .enable_time_us = 100,
518fb721
GG
162 },
163 {
33a6943d 164 .name = "vaux1",
19228a6a 165 .vin_name = "vcc4",
7d38a3cb
LD
166 .n_voltages = ARRAY_SIZE(VAUX1_VSEL_table),
167 .voltage_table = VAUX1_VSEL_table,
0651eed5 168 .enable_time_us = 100,
518fb721
GG
169 },
170 {
33a6943d 171 .name = "vaux2",
19228a6a 172 .vin_name = "vcc4",
7d38a3cb
LD
173 .n_voltages = ARRAY_SIZE(VAUX2_VSEL_table),
174 .voltage_table = VAUX2_VSEL_table,
0651eed5 175 .enable_time_us = 100,
518fb721
GG
176 },
177 {
33a6943d 178 .name = "vaux33",
19228a6a 179 .vin_name = "vcc3",
7d38a3cb
LD
180 .n_voltages = ARRAY_SIZE(VAUX33_VSEL_table),
181 .voltage_table = VAUX33_VSEL_table,
0651eed5 182 .enable_time_us = 100,
518fb721
GG
183 },
184 {
33a6943d 185 .name = "vmmc",
19228a6a 186 .vin_name = "vcc3",
7d38a3cb
LD
187 .n_voltages = ARRAY_SIZE(VMMC_VSEL_table),
188 .voltage_table = VMMC_VSEL_table,
0651eed5 189 .enable_time_us = 100,
518fb721 190 },
03746dcb
MP
191 {
192 .name = "vbb",
193 .vin_name = "vcc7",
194 .n_voltages = ARRAY_SIZE(VBB_VSEL_table),
195 .voltage_table = VBB_VSEL_table,
196 },
518fb721
GG
197};
198
a320e3c3 199static struct tps_info tps65911_regs[] = {
c2f8efd7 200 {
33a6943d 201 .name = "vrtc",
19228a6a 202 .vin_name = "vcc7",
0651eed5 203 .enable_time_us = 2200,
c2f8efd7 204 },
a320e3c3 205 {
33a6943d 206 .name = "vio",
19228a6a 207 .vin_name = "vccio",
7d38a3cb
LD
208 .n_voltages = ARRAY_SIZE(VIO_VSEL_table),
209 .voltage_table = VIO_VSEL_table,
0651eed5 210 .enable_time_us = 350,
a320e3c3
JEC
211 },
212 {
33a6943d 213 .name = "vdd1",
19228a6a 214 .vin_name = "vcc1",
7be53188 215 .n_voltages = 0x4C,
0651eed5 216 .enable_time_us = 350,
a320e3c3
JEC
217 },
218 {
33a6943d 219 .name = "vdd2",
19228a6a 220 .vin_name = "vcc2",
7be53188 221 .n_voltages = 0x4C,
0651eed5 222 .enable_time_us = 350,
a320e3c3
JEC
223 },
224 {
33a6943d 225 .name = "vddctrl",
7be53188 226 .n_voltages = 0x44,
0651eed5 227 .enable_time_us = 900,
a320e3c3
JEC
228 },
229 {
33a6943d 230 .name = "ldo1",
19228a6a 231 .vin_name = "vcc6",
7be53188 232 .n_voltages = 0x33,
0651eed5 233 .enable_time_us = 420,
a320e3c3
JEC
234 },
235 {
33a6943d 236 .name = "ldo2",
19228a6a 237 .vin_name = "vcc6",
7be53188 238 .n_voltages = 0x33,
0651eed5 239 .enable_time_us = 420,
a320e3c3
JEC
240 },
241 {
33a6943d 242 .name = "ldo3",
19228a6a 243 .vin_name = "vcc5",
7be53188 244 .n_voltages = 0x1A,
0651eed5 245 .enable_time_us = 230,
a320e3c3
JEC
246 },
247 {
33a6943d 248 .name = "ldo4",
19228a6a 249 .vin_name = "vcc5",
7be53188 250 .n_voltages = 0x33,
0651eed5 251 .enable_time_us = 230,
a320e3c3
JEC
252 },
253 {
33a6943d 254 .name = "ldo5",
19228a6a 255 .vin_name = "vcc4",
7be53188 256 .n_voltages = 0x1A,
0651eed5 257 .enable_time_us = 230,
a320e3c3
JEC
258 },
259 {
33a6943d 260 .name = "ldo6",
19228a6a 261 .vin_name = "vcc3",
7be53188 262 .n_voltages = 0x1A,
0651eed5 263 .enable_time_us = 230,
a320e3c3
JEC
264 },
265 {
33a6943d 266 .name = "ldo7",
19228a6a 267 .vin_name = "vcc3",
7be53188 268 .n_voltages = 0x1A,
0651eed5 269 .enable_time_us = 230,
a320e3c3
JEC
270 },
271 {
33a6943d 272 .name = "ldo8",
19228a6a 273 .vin_name = "vcc3",
7be53188 274 .n_voltages = 0x1A,
0651eed5 275 .enable_time_us = 230,
a320e3c3
JEC
276 },
277};
278
1e0c66f4
LD
279#define EXT_CONTROL_REG_BITS(id, regs_offs, bits) (((regs_offs) << 8) | (bits))
280static unsigned int tps65910_ext_sleep_control[] = {
281 0,
282 EXT_CONTROL_REG_BITS(VIO, 1, 0),
283 EXT_CONTROL_REG_BITS(VDD1, 1, 1),
284 EXT_CONTROL_REG_BITS(VDD2, 1, 2),
285 EXT_CONTROL_REG_BITS(VDD3, 1, 3),
286 EXT_CONTROL_REG_BITS(VDIG1, 0, 1),
287 EXT_CONTROL_REG_BITS(VDIG2, 0, 2),
288 EXT_CONTROL_REG_BITS(VPLL, 0, 6),
289 EXT_CONTROL_REG_BITS(VDAC, 0, 7),
290 EXT_CONTROL_REG_BITS(VAUX1, 0, 3),
291 EXT_CONTROL_REG_BITS(VAUX2, 0, 4),
292 EXT_CONTROL_REG_BITS(VAUX33, 0, 5),
293 EXT_CONTROL_REG_BITS(VMMC, 0, 0),
294};
295
296static unsigned int tps65911_ext_sleep_control[] = {
297 0,
298 EXT_CONTROL_REG_BITS(VIO, 1, 0),
299 EXT_CONTROL_REG_BITS(VDD1, 1, 1),
300 EXT_CONTROL_REG_BITS(VDD2, 1, 2),
301 EXT_CONTROL_REG_BITS(VDDCTRL, 1, 3),
302 EXT_CONTROL_REG_BITS(LDO1, 0, 1),
303 EXT_CONTROL_REG_BITS(LDO2, 0, 2),
304 EXT_CONTROL_REG_BITS(LDO3, 0, 7),
305 EXT_CONTROL_REG_BITS(LDO4, 0, 6),
306 EXT_CONTROL_REG_BITS(LDO5, 0, 3),
307 EXT_CONTROL_REG_BITS(LDO6, 0, 0),
308 EXT_CONTROL_REG_BITS(LDO7, 0, 5),
309 EXT_CONTROL_REG_BITS(LDO8, 0, 4),
310};
311
518fb721 312struct tps65910_reg {
39aa9b6e 313 struct regulator_desc *desc;
518fb721 314 struct tps65910 *mfd;
39aa9b6e
AL
315 struct regulator_dev **rdev;
316 struct tps_info **info;
39aa9b6e 317 int num_regulators;
518fb721 318 int mode;
a320e3c3 319 int (*get_ctrl_reg)(int);
1e0c66f4
LD
320 unsigned int *ext_sleep_control;
321 unsigned int board_ext_control[TPS65910_NUM_REGS];
518fb721
GG
322};
323
518fb721
GG
324static int tps65910_get_ctrl_register(int id)
325{
326 switch (id) {
327 case TPS65910_REG_VRTC:
328 return TPS65910_VRTC;
329 case TPS65910_REG_VIO:
330 return TPS65910_VIO;
331 case TPS65910_REG_VDD1:
332 return TPS65910_VDD1;
333 case TPS65910_REG_VDD2:
334 return TPS65910_VDD2;
335 case TPS65910_REG_VDD3:
336 return TPS65910_VDD3;
337 case TPS65910_REG_VDIG1:
338 return TPS65910_VDIG1;
339 case TPS65910_REG_VDIG2:
340 return TPS65910_VDIG2;
341 case TPS65910_REG_VPLL:
342 return TPS65910_VPLL;
343 case TPS65910_REG_VDAC:
344 return TPS65910_VDAC;
345 case TPS65910_REG_VAUX1:
346 return TPS65910_VAUX1;
347 case TPS65910_REG_VAUX2:
348 return TPS65910_VAUX2;
349 case TPS65910_REG_VAUX33:
350 return TPS65910_VAUX33;
351 case TPS65910_REG_VMMC:
352 return TPS65910_VMMC;
03746dcb
MP
353 case TPS65910_REG_VBB:
354 return TPS65910_BBCH;
518fb721
GG
355 default:
356 return -EINVAL;
357 }
358}
359
a320e3c3
JEC
360static int tps65911_get_ctrl_register(int id)
361{
362 switch (id) {
363 case TPS65910_REG_VRTC:
364 return TPS65910_VRTC;
365 case TPS65910_REG_VIO:
366 return TPS65910_VIO;
367 case TPS65910_REG_VDD1:
368 return TPS65910_VDD1;
369 case TPS65910_REG_VDD2:
370 return TPS65910_VDD2;
371 case TPS65911_REG_VDDCTRL:
372 return TPS65911_VDDCTRL;
373 case TPS65911_REG_LDO1:
374 return TPS65911_LDO1;
375 case TPS65911_REG_LDO2:
376 return TPS65911_LDO2;
377 case TPS65911_REG_LDO3:
378 return TPS65911_LDO3;
379 case TPS65911_REG_LDO4:
380 return TPS65911_LDO4;
381 case TPS65911_REG_LDO5:
382 return TPS65911_LDO5;
383 case TPS65911_REG_LDO6:
384 return TPS65911_LDO6;
385 case TPS65911_REG_LDO7:
386 return TPS65911_LDO7;
387 case TPS65911_REG_LDO8:
388 return TPS65911_LDO8;
389 default:
390 return -EINVAL;
391 }
392}
393
518fb721
GG
394static int tps65910_set_mode(struct regulator_dev *dev, unsigned int mode)
395{
396 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
397 struct tps65910 *mfd = pmic->mfd;
398 int reg, value, id = rdev_get_id(dev);
a320e3c3
JEC
399
400 reg = pmic->get_ctrl_reg(id);
518fb721
GG
401 if (reg < 0)
402 return reg;
403
404 switch (mode) {
405 case REGULATOR_MODE_NORMAL:
faa95fde
AL
406 return tps65910_reg_update_bits(pmic->mfd, reg,
407 LDO_ST_MODE_BIT | LDO_ST_ON_BIT,
408 LDO_ST_ON_BIT);
518fb721
GG
409 case REGULATOR_MODE_IDLE:
410 value = LDO_ST_ON_BIT | LDO_ST_MODE_BIT;
3f7e8275 411 return tps65910_reg_set_bits(mfd, reg, value);
518fb721 412 case REGULATOR_MODE_STANDBY:
3f7e8275 413 return tps65910_reg_clear_bits(mfd, reg, LDO_ST_ON_BIT);
518fb721
GG
414 }
415
416 return -EINVAL;
417}
418
419static unsigned int tps65910_get_mode(struct regulator_dev *dev)
420{
421 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
faa95fde 422 int ret, reg, value, id = rdev_get_id(dev);
518fb721 423
a320e3c3 424 reg = pmic->get_ctrl_reg(id);
518fb721
GG
425 if (reg < 0)
426 return reg;
427
faa95fde
AL
428 ret = tps65910_reg_read(pmic->mfd, reg, &value);
429 if (ret < 0)
430 return ret;
518fb721 431
58599393 432 if (!(value & LDO_ST_ON_BIT))
518fb721
GG
433 return REGULATOR_MODE_STANDBY;
434 else if (value & LDO_ST_MODE_BIT)
435 return REGULATOR_MODE_IDLE;
436 else
437 return REGULATOR_MODE_NORMAL;
438}
439
18039e0f 440static int tps65910_get_voltage_dcdc_sel(struct regulator_dev *dev)
518fb721
GG
441{
442 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
faa95fde 443 int ret, id = rdev_get_id(dev);
a320e3c3 444 int opvsel = 0, srvsel = 0, vselmax = 0, mult = 0, sr = 0;
518fb721
GG
445
446 switch (id) {
447 case TPS65910_REG_VDD1:
faa95fde
AL
448 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1_OP, &opvsel);
449 if (ret < 0)
450 return ret;
451 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1, &mult);
452 if (ret < 0)
453 return ret;
518fb721 454 mult = (mult & VDD1_VGAIN_SEL_MASK) >> VDD1_VGAIN_SEL_SHIFT;
faa95fde
AL
455 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1_SR, &srvsel);
456 if (ret < 0)
457 return ret;
518fb721
GG
458 sr = opvsel & VDD1_OP_CMD_MASK;
459 opvsel &= VDD1_OP_SEL_MASK;
460 srvsel &= VDD1_SR_SEL_MASK;
a320e3c3 461 vselmax = 75;
518fb721
GG
462 break;
463 case TPS65910_REG_VDD2:
faa95fde
AL
464 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2_OP, &opvsel);
465 if (ret < 0)
466 return ret;
467 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2, &mult);
468 if (ret < 0)
469 return ret;
518fb721 470 mult = (mult & VDD2_VGAIN_SEL_MASK) >> VDD2_VGAIN_SEL_SHIFT;
faa95fde
AL
471 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2_SR, &srvsel);
472 if (ret < 0)
473 return ret;
518fb721
GG
474 sr = opvsel & VDD2_OP_CMD_MASK;
475 opvsel &= VDD2_OP_SEL_MASK;
476 srvsel &= VDD2_SR_SEL_MASK;
a320e3c3
JEC
477 vselmax = 75;
478 break;
479 case TPS65911_REG_VDDCTRL:
faa95fde
AL
480 ret = tps65910_reg_read(pmic->mfd, TPS65911_VDDCTRL_OP,
481 &opvsel);
482 if (ret < 0)
483 return ret;
484 ret = tps65910_reg_read(pmic->mfd, TPS65911_VDDCTRL_SR,
485 &srvsel);
486 if (ret < 0)
487 return ret;
a320e3c3
JEC
488 sr = opvsel & VDDCTRL_OP_CMD_MASK;
489 opvsel &= VDDCTRL_OP_SEL_MASK;
490 srvsel &= VDDCTRL_SR_SEL_MASK;
491 vselmax = 64;
518fb721
GG
492 break;
493 }
494
495 /* multiplier 0 == 1 but 2,3 normal */
496 if (!mult)
4b579270 497 mult = 1;
518fb721
GG
498
499 if (sr) {
a320e3c3
JEC
500 /* normalise to valid range */
501 if (srvsel < 3)
502 srvsel = 3;
503 if (srvsel > vselmax)
504 srvsel = vselmax;
18039e0f 505 return srvsel - 3;
518fb721
GG
506 } else {
507
a320e3c3
JEC
508 /* normalise to valid range*/
509 if (opvsel < 3)
510 opvsel = 3;
511 if (opvsel > vselmax)
512 opvsel = vselmax;
18039e0f 513 return opvsel - 3;
518fb721 514 }
18039e0f 515 return -EINVAL;
518fb721
GG
516}
517
1f904fd1 518static int tps65910_get_voltage_sel(struct regulator_dev *dev)
518fb721
GG
519{
520 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
faa95fde 521 int ret, reg, value, id = rdev_get_id(dev);
518fb721 522
a320e3c3 523 reg = pmic->get_ctrl_reg(id);
518fb721
GG
524 if (reg < 0)
525 return reg;
526
faa95fde
AL
527 ret = tps65910_reg_read(pmic->mfd, reg, &value);
528 if (ret < 0)
529 return ret;
518fb721
GG
530
531 switch (id) {
532 case TPS65910_REG_VIO:
533 case TPS65910_REG_VDIG1:
534 case TPS65910_REG_VDIG2:
535 case TPS65910_REG_VPLL:
536 case TPS65910_REG_VDAC:
537 case TPS65910_REG_VAUX1:
538 case TPS65910_REG_VAUX2:
539 case TPS65910_REG_VAUX33:
540 case TPS65910_REG_VMMC:
541 value &= LDO_SEL_MASK;
542 value >>= LDO_SEL_SHIFT;
543 break;
03746dcb
MP
544 case TPS65910_REG_VBB:
545 value &= BBCH_BBSEL_MASK;
546 value >>= BBCH_BBSEL_SHIFT;
547 break;
518fb721
GG
548 default:
549 return -EINVAL;
550 }
551
1f904fd1 552 return value;
518fb721
GG
553}
554
555static int tps65910_get_voltage_vdd3(struct regulator_dev *dev)
556{
d9fe28f9 557 return dev->desc->volt_table[0];
518fb721
GG
558}
559
1f904fd1 560static int tps65911_get_voltage_sel(struct regulator_dev *dev)
a320e3c3
JEC
561{
562 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
faa95fde
AL
563 int ret, id = rdev_get_id(dev);
564 unsigned int value, reg;
a320e3c3
JEC
565
566 reg = pmic->get_ctrl_reg(id);
567
faa95fde
AL
568 ret = tps65910_reg_read(pmic->mfd, reg, &value);
569 if (ret < 0)
570 return ret;
a320e3c3
JEC
571
572 switch (id) {
573 case TPS65911_REG_LDO1:
574 case TPS65911_REG_LDO2:
575 case TPS65911_REG_LDO4:
576 value &= LDO1_SEL_MASK;
577 value >>= LDO_SEL_SHIFT;
a320e3c3
JEC
578 break;
579 case TPS65911_REG_LDO3:
580 case TPS65911_REG_LDO5:
581 case TPS65911_REG_LDO6:
582 case TPS65911_REG_LDO7:
583 case TPS65911_REG_LDO8:
584 value &= LDO3_SEL_MASK;
585 value >>= LDO_SEL_SHIFT;
a320e3c3
JEC
586 break;
587 case TPS65910_REG_VIO:
e882eae8
LD
588 value &= LDO_SEL_MASK;
589 value >>= LDO_SEL_SHIFT;
1f904fd1 590 break;
a320e3c3
JEC
591 default:
592 return -EINVAL;
593 }
594
1f904fd1 595 return value;
a320e3c3
JEC
596}
597
94732b97
AL
598static int tps65910_set_voltage_dcdc_sel(struct regulator_dev *dev,
599 unsigned selector)
518fb721
GG
600{
601 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
602 int id = rdev_get_id(dev), vsel;
a320e3c3 603 int dcdc_mult = 0;
518fb721 604
a320e3c3
JEC
605 switch (id) {
606 case TPS65910_REG_VDD1:
780dc9ba 607 dcdc_mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
a320e3c3
JEC
608 if (dcdc_mult == 1)
609 dcdc_mult--;
780dc9ba 610 vsel = (selector % VDD1_2_NUM_VOLT_FINE) + 3;
518fb721 611
faa95fde
AL
612 tps65910_reg_update_bits(pmic->mfd, TPS65910_VDD1,
613 VDD1_VGAIN_SEL_MASK,
614 dcdc_mult << VDD1_VGAIN_SEL_SHIFT);
615 tps65910_reg_write(pmic->mfd, TPS65910_VDD1_OP, vsel);
a320e3c3
JEC
616 break;
617 case TPS65910_REG_VDD2:
780dc9ba 618 dcdc_mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
a320e3c3
JEC
619 if (dcdc_mult == 1)
620 dcdc_mult--;
780dc9ba 621 vsel = (selector % VDD1_2_NUM_VOLT_FINE) + 3;
a320e3c3 622
faa95fde
AL
623 tps65910_reg_update_bits(pmic->mfd, TPS65910_VDD2,
624 VDD1_VGAIN_SEL_MASK,
625 dcdc_mult << VDD2_VGAIN_SEL_SHIFT);
626 tps65910_reg_write(pmic->mfd, TPS65910_VDD2_OP, vsel);
a320e3c3
JEC
627 break;
628 case TPS65911_REG_VDDCTRL:
c4632aed 629 vsel = selector + 3;
faa95fde 630 tps65910_reg_write(pmic->mfd, TPS65911_VDDCTRL_OP, vsel);
518fb721
GG
631 }
632
633 return 0;
634}
635
94732b97
AL
636static int tps65910_set_voltage_sel(struct regulator_dev *dev,
637 unsigned selector)
518fb721
GG
638{
639 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
640 int reg, id = rdev_get_id(dev);
641
a320e3c3 642 reg = pmic->get_ctrl_reg(id);
518fb721
GG
643 if (reg < 0)
644 return reg;
645
646 switch (id) {
647 case TPS65910_REG_VIO:
648 case TPS65910_REG_VDIG1:
649 case TPS65910_REG_VDIG2:
650 case TPS65910_REG_VPLL:
651 case TPS65910_REG_VDAC:
652 case TPS65910_REG_VAUX1:
653 case TPS65910_REG_VAUX2:
654 case TPS65910_REG_VAUX33:
655 case TPS65910_REG_VMMC:
faa95fde
AL
656 return tps65910_reg_update_bits(pmic->mfd, reg, LDO_SEL_MASK,
657 selector << LDO_SEL_SHIFT);
03746dcb
MP
658 case TPS65910_REG_VBB:
659 return tps65910_reg_update_bits(pmic->mfd, reg, BBCH_BBSEL_MASK,
660 selector << BBCH_BBSEL_SHIFT);
518fb721
GG
661 }
662
663 return -EINVAL;
664}
665
94732b97
AL
666static int tps65911_set_voltage_sel(struct regulator_dev *dev,
667 unsigned selector)
a320e3c3
JEC
668{
669 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
670 int reg, id = rdev_get_id(dev);
671
672 reg = pmic->get_ctrl_reg(id);
673 if (reg < 0)
674 return reg;
675
676 switch (id) {
677 case TPS65911_REG_LDO1:
678 case TPS65911_REG_LDO2:
679 case TPS65911_REG_LDO4:
faa95fde
AL
680 return tps65910_reg_update_bits(pmic->mfd, reg, LDO1_SEL_MASK,
681 selector << LDO_SEL_SHIFT);
a320e3c3
JEC
682 case TPS65911_REG_LDO3:
683 case TPS65911_REG_LDO5:
684 case TPS65911_REG_LDO6:
685 case TPS65911_REG_LDO7:
686 case TPS65911_REG_LDO8:
faa95fde
AL
687 return tps65910_reg_update_bits(pmic->mfd, reg, LDO3_SEL_MASK,
688 selector << LDO_SEL_SHIFT);
e882eae8 689 case TPS65910_REG_VIO:
faa95fde
AL
690 return tps65910_reg_update_bits(pmic->mfd, reg, LDO_SEL_MASK,
691 selector << LDO_SEL_SHIFT);
03746dcb
MP
692 case TPS65910_REG_VBB:
693 return tps65910_reg_update_bits(pmic->mfd, reg, BBCH_BBSEL_MASK,
694 selector << BBCH_BBSEL_SHIFT);
a320e3c3
JEC
695 }
696
697 return -EINVAL;
698}
699
700
518fb721
GG
701static int tps65910_list_voltage_dcdc(struct regulator_dev *dev,
702 unsigned selector)
703{
a320e3c3 704 int volt, mult = 1, id = rdev_get_id(dev);
518fb721 705
a320e3c3
JEC
706 switch (id) {
707 case TPS65910_REG_VDD1:
708 case TPS65910_REG_VDD2:
780dc9ba 709 mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
a320e3c3 710 volt = VDD1_2_MIN_VOLT +
4b579270 711 (selector % VDD1_2_NUM_VOLT_FINE) * VDD1_2_OFFSET;
d04156bc 712 break;
a320e3c3
JEC
713 case TPS65911_REG_VDDCTRL:
714 volt = VDDCTRL_MIN_VOLT + (selector * VDDCTRL_OFFSET);
d04156bc
AL
715 break;
716 default:
717 BUG();
718 return -EINVAL;
a320e3c3 719 }
518fb721
GG
720
721 return volt * 100 * mult;
722}
723
a320e3c3
JEC
724static int tps65911_list_voltage(struct regulator_dev *dev, unsigned selector)
725{
726 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
727 int step_mv = 0, id = rdev_get_id(dev);
728
4b579270 729 switch (id) {
a320e3c3
JEC
730 case TPS65911_REG_LDO1:
731 case TPS65911_REG_LDO2:
732 case TPS65911_REG_LDO4:
733 /* The first 5 values of the selector correspond to 1V */
734 if (selector < 5)
735 selector = 0;
736 else
737 selector -= 4;
738
739 step_mv = 50;
740 break;
741 case TPS65911_REG_LDO3:
742 case TPS65911_REG_LDO5:
743 case TPS65911_REG_LDO6:
744 case TPS65911_REG_LDO7:
745 case TPS65911_REG_LDO8:
746 /* The first 3 values of the selector correspond to 1V */
747 if (selector < 3)
748 selector = 0;
749 else
750 selector -= 2;
751
752 step_mv = 100;
753 break;
754 case TPS65910_REG_VIO:
d9fe28f9 755 return pmic->info[id]->voltage_table[selector];
a320e3c3
JEC
756 default:
757 return -EINVAL;
758 }
759
760 return (LDO_MIN_VOLT + selector * step_mv) * 1000;
761}
762
518fb721
GG
763/* Regulator ops (except VRTC) */
764static struct regulator_ops tps65910_ops_dcdc = {
a40a9c43
AL
765 .is_enabled = regulator_is_enabled_regmap,
766 .enable = regulator_enable_regmap,
767 .disable = regulator_disable_regmap,
518fb721
GG
768 .set_mode = tps65910_set_mode,
769 .get_mode = tps65910_get_mode,
18039e0f 770 .get_voltage_sel = tps65910_get_voltage_dcdc_sel,
94732b97 771 .set_voltage_sel = tps65910_set_voltage_dcdc_sel,
01bc3a14 772 .set_voltage_time_sel = regulator_set_voltage_time_sel,
518fb721 773 .list_voltage = tps65910_list_voltage_dcdc,
9fa8175f 774 .map_voltage = regulator_map_voltage_ascend,
518fb721
GG
775};
776
777static struct regulator_ops tps65910_ops_vdd3 = {
a40a9c43
AL
778 .is_enabled = regulator_is_enabled_regmap,
779 .enable = regulator_enable_regmap,
780 .disable = regulator_disable_regmap,
518fb721
GG
781 .set_mode = tps65910_set_mode,
782 .get_mode = tps65910_get_mode,
783 .get_voltage = tps65910_get_voltage_vdd3,
d9fe28f9 784 .list_voltage = regulator_list_voltage_table,
9fa8175f 785 .map_voltage = regulator_map_voltage_ascend,
518fb721
GG
786};
787
03746dcb
MP
788static struct regulator_ops tps65910_ops_vbb = {
789 .is_enabled = regulator_is_enabled_regmap,
790 .enable = regulator_enable_regmap,
791 .disable = regulator_disable_regmap,
792 .set_mode = tps65910_set_mode,
793 .get_mode = tps65910_get_mode,
794 .get_voltage_sel = tps65910_get_voltage_sel,
795 .set_voltage_sel = tps65910_set_voltage_sel,
796 .list_voltage = regulator_list_voltage_table,
797 .map_voltage = regulator_map_voltage_iterate,
798};
799
518fb721 800static struct regulator_ops tps65910_ops = {
a40a9c43
AL
801 .is_enabled = regulator_is_enabled_regmap,
802 .enable = regulator_enable_regmap,
803 .disable = regulator_disable_regmap,
518fb721
GG
804 .set_mode = tps65910_set_mode,
805 .get_mode = tps65910_get_mode,
1f904fd1 806 .get_voltage_sel = tps65910_get_voltage_sel,
94732b97 807 .set_voltage_sel = tps65910_set_voltage_sel,
d9fe28f9 808 .list_voltage = regulator_list_voltage_table,
9fa8175f 809 .map_voltage = regulator_map_voltage_ascend,
518fb721
GG
810};
811
a320e3c3 812static struct regulator_ops tps65911_ops = {
a40a9c43
AL
813 .is_enabled = regulator_is_enabled_regmap,
814 .enable = regulator_enable_regmap,
815 .disable = regulator_disable_regmap,
a320e3c3
JEC
816 .set_mode = tps65910_set_mode,
817 .get_mode = tps65910_get_mode,
1f904fd1 818 .get_voltage_sel = tps65911_get_voltage_sel,
94732b97 819 .set_voltage_sel = tps65911_set_voltage_sel,
a320e3c3 820 .list_voltage = tps65911_list_voltage,
9fa8175f 821 .map_voltage = regulator_map_voltage_ascend,
a320e3c3
JEC
822};
823
1e0c66f4
LD
824static int tps65910_set_ext_sleep_config(struct tps65910_reg *pmic,
825 int id, int ext_sleep_config)
826{
827 struct tps65910 *mfd = pmic->mfd;
828 u8 regoffs = (pmic->ext_sleep_control[id] >> 8) & 0xFF;
829 u8 bit_pos = (1 << pmic->ext_sleep_control[id] & 0xFF);
830 int ret;
831
832 /*
833 * Regulator can not be control from multiple external input EN1, EN2
834 * and EN3 together.
835 */
836 if (ext_sleep_config & EXT_SLEEP_CONTROL) {
837 int en_count;
838 en_count = ((ext_sleep_config &
839 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1) != 0);
840 en_count += ((ext_sleep_config &
841 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2) != 0);
842 en_count += ((ext_sleep_config &
843 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3) != 0);
f30b0716
LD
844 en_count += ((ext_sleep_config &
845 TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP) != 0);
1e0c66f4
LD
846 if (en_count > 1) {
847 dev_err(mfd->dev,
848 "External sleep control flag is not proper\n");
849 return -EINVAL;
850 }
851 }
852
853 pmic->board_ext_control[id] = ext_sleep_config;
854
855 /* External EN1 control */
856 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1)
3f7e8275 857 ret = tps65910_reg_set_bits(mfd,
1e0c66f4
LD
858 TPS65910_EN1_LDO_ASS + regoffs, bit_pos);
859 else
3f7e8275 860 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4
LD
861 TPS65910_EN1_LDO_ASS + regoffs, bit_pos);
862 if (ret < 0) {
863 dev_err(mfd->dev,
864 "Error in configuring external control EN1\n");
865 return ret;
866 }
867
868 /* External EN2 control */
869 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2)
3f7e8275 870 ret = tps65910_reg_set_bits(mfd,
1e0c66f4
LD
871 TPS65910_EN2_LDO_ASS + regoffs, bit_pos);
872 else
3f7e8275 873 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4
LD
874 TPS65910_EN2_LDO_ASS + regoffs, bit_pos);
875 if (ret < 0) {
876 dev_err(mfd->dev,
877 "Error in configuring external control EN2\n");
878 return ret;
879 }
880
881 /* External EN3 control for TPS65910 LDO only */
882 if ((tps65910_chip_id(mfd) == TPS65910) &&
883 (id >= TPS65910_REG_VDIG1)) {
884 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3)
3f7e8275 885 ret = tps65910_reg_set_bits(mfd,
1e0c66f4
LD
886 TPS65910_EN3_LDO_ASS + regoffs, bit_pos);
887 else
3f7e8275 888 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4
LD
889 TPS65910_EN3_LDO_ASS + regoffs, bit_pos);
890 if (ret < 0) {
891 dev_err(mfd->dev,
892 "Error in configuring external control EN3\n");
893 return ret;
894 }
895 }
896
897 /* Return if no external control is selected */
898 if (!(ext_sleep_config & EXT_SLEEP_CONTROL)) {
899 /* Clear all sleep controls */
3f7e8275 900 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4
LD
901 TPS65910_SLEEP_KEEP_LDO_ON + regoffs, bit_pos);
902 if (!ret)
3f7e8275 903 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4
LD
904 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
905 if (ret < 0)
906 dev_err(mfd->dev,
907 "Error in configuring SLEEP register\n");
908 return ret;
909 }
910
911 /*
912 * For regulator that has separate operational and sleep register make
913 * sure that operational is used and clear sleep register to turn
914 * regulator off when external control is inactive
915 */
916 if ((id == TPS65910_REG_VDD1) ||
917 (id == TPS65910_REG_VDD2) ||
918 ((id == TPS65911_REG_VDDCTRL) &&
919 (tps65910_chip_id(mfd) == TPS65911))) {
920 int op_reg_add = pmic->get_ctrl_reg(id) + 1;
921 int sr_reg_add = pmic->get_ctrl_reg(id) + 2;
faa95fde
AL
922 int opvsel, srvsel;
923
924 ret = tps65910_reg_read(pmic->mfd, op_reg_add, &opvsel);
925 if (ret < 0)
926 return ret;
927 ret = tps65910_reg_read(pmic->mfd, sr_reg_add, &srvsel);
928 if (ret < 0)
929 return ret;
930
1e0c66f4
LD
931 if (opvsel & VDD1_OP_CMD_MASK) {
932 u8 reg_val = srvsel & VDD1_OP_SEL_MASK;
faa95fde
AL
933
934 ret = tps65910_reg_write(pmic->mfd, op_reg_add,
935 reg_val);
1e0c66f4
LD
936 if (ret < 0) {
937 dev_err(mfd->dev,
938 "Error in configuring op register\n");
939 return ret;
940 }
941 }
faa95fde 942 ret = tps65910_reg_write(pmic->mfd, sr_reg_add, 0);
1e0c66f4 943 if (ret < 0) {
6d3be300 944 dev_err(mfd->dev, "Error in setting sr register\n");
1e0c66f4
LD
945 return ret;
946 }
947 }
948
3f7e8275 949 ret = tps65910_reg_clear_bits(mfd,
1e0c66f4 950 TPS65910_SLEEP_KEEP_LDO_ON + regoffs, bit_pos);
f30b0716
LD
951 if (!ret) {
952 if (ext_sleep_config & TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP)
3f7e8275 953 ret = tps65910_reg_set_bits(mfd,
f30b0716
LD
954 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
955 else
3f7e8275 956 ret = tps65910_reg_clear_bits(mfd,
f30b0716
LD
957 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
958 }
1e0c66f4
LD
959 if (ret < 0)
960 dev_err(mfd->dev,
961 "Error in configuring SLEEP register\n");
f30b0716 962
1e0c66f4
LD
963 return ret;
964}
965
6790178f
RK
966#ifdef CONFIG_OF
967
968static struct of_regulator_match tps65910_matches[] = {
33a6943d
LD
969 { .name = "vrtc", .driver_data = (void *) &tps65910_regs[0] },
970 { .name = "vio", .driver_data = (void *) &tps65910_regs[1] },
971 { .name = "vdd1", .driver_data = (void *) &tps65910_regs[2] },
972 { .name = "vdd2", .driver_data = (void *) &tps65910_regs[3] },
973 { .name = "vdd3", .driver_data = (void *) &tps65910_regs[4] },
974 { .name = "vdig1", .driver_data = (void *) &tps65910_regs[5] },
975 { .name = "vdig2", .driver_data = (void *) &tps65910_regs[6] },
976 { .name = "vpll", .driver_data = (void *) &tps65910_regs[7] },
977 { .name = "vdac", .driver_data = (void *) &tps65910_regs[8] },
978 { .name = "vaux1", .driver_data = (void *) &tps65910_regs[9] },
979 { .name = "vaux2", .driver_data = (void *) &tps65910_regs[10] },
980 { .name = "vaux33", .driver_data = (void *) &tps65910_regs[11] },
981 { .name = "vmmc", .driver_data = (void *) &tps65910_regs[12] },
03746dcb 982 { .name = "vbb", .driver_data = (void *) &tps65910_regs[13] },
6790178f
RK
983};
984
985static struct of_regulator_match tps65911_matches[] = {
33a6943d
LD
986 { .name = "vrtc", .driver_data = (void *) &tps65911_regs[0] },
987 { .name = "vio", .driver_data = (void *) &tps65911_regs[1] },
988 { .name = "vdd1", .driver_data = (void *) &tps65911_regs[2] },
989 { .name = "vdd2", .driver_data = (void *) &tps65911_regs[3] },
990 { .name = "vddctrl", .driver_data = (void *) &tps65911_regs[4] },
991 { .name = "ldo1", .driver_data = (void *) &tps65911_regs[5] },
992 { .name = "ldo2", .driver_data = (void *) &tps65911_regs[6] },
993 { .name = "ldo3", .driver_data = (void *) &tps65911_regs[7] },
994 { .name = "ldo4", .driver_data = (void *) &tps65911_regs[8] },
995 { .name = "ldo5", .driver_data = (void *) &tps65911_regs[9] },
996 { .name = "ldo6", .driver_data = (void *) &tps65911_regs[10] },
997 { .name = "ldo7", .driver_data = (void *) &tps65911_regs[11] },
998 { .name = "ldo8", .driver_data = (void *) &tps65911_regs[12] },
6790178f
RK
999};
1000
1001static struct tps65910_board *tps65910_parse_dt_reg_data(
84df8c12
LD
1002 struct platform_device *pdev,
1003 struct of_regulator_match **tps65910_reg_matches)
6790178f
RK
1004{
1005 struct tps65910_board *pmic_plat_data;
1006 struct tps65910 *tps65910 = dev_get_drvdata(pdev->dev.parent);
c92f5dd2 1007 struct device_node *np, *regulators;
6790178f
RK
1008 struct of_regulator_match *matches;
1009 unsigned int prop;
1010 int idx = 0, ret, count;
1011
1012 pmic_plat_data = devm_kzalloc(&pdev->dev, sizeof(*pmic_plat_data),
1013 GFP_KERNEL);
bcb2c0d6 1014 if (!pmic_plat_data)
6790178f 1015 return NULL;
6790178f 1016
b8b27a44 1017 np = pdev->dev.parent->of_node;
4ae1ff7f 1018 regulators = of_get_child_by_name(np, "regulators");
92ab953b
LD
1019 if (!regulators) {
1020 dev_err(&pdev->dev, "regulator node not found\n");
1021 return NULL;
1022 }
6790178f
RK
1023
1024 switch (tps65910_chip_id(tps65910)) {
1025 case TPS65910:
1026 count = ARRAY_SIZE(tps65910_matches);
1027 matches = tps65910_matches;
1028 break;
1029 case TPS65911:
1030 count = ARRAY_SIZE(tps65911_matches);
1031 matches = tps65911_matches;
1032 break;
1033 default:
c92f5dd2 1034 of_node_put(regulators);
7e9a57e6 1035 dev_err(&pdev->dev, "Invalid tps chip version\n");
6790178f
RK
1036 return NULL;
1037 }
1038
08337fda 1039 ret = of_regulator_match(&pdev->dev, regulators, matches, count);
c92f5dd2 1040 of_node_put(regulators);
6790178f
RK
1041 if (ret < 0) {
1042 dev_err(&pdev->dev, "Error parsing regulator init data: %d\n",
1043 ret);
1044 return NULL;
1045 }
1046
84df8c12
LD
1047 *tps65910_reg_matches = matches;
1048
6790178f 1049 for (idx = 0; idx < count; idx++) {
23b11348 1050 if (!matches[idx].of_node)
6790178f
RK
1051 continue;
1052
1053 pmic_plat_data->tps65910_pmic_init_data[idx] =
1054 matches[idx].init_data;
1055
1056 ret = of_property_read_u32(matches[idx].of_node,
1057 "ti,regulator-ext-sleep-control", &prop);
1058 if (!ret)
1059 pmic_plat_data->regulator_ext_sleep_control[idx] = prop;
19228a6a 1060
6790178f
RK
1061 }
1062
1063 return pmic_plat_data;
1064}
1065#else
1066static inline struct tps65910_board *tps65910_parse_dt_reg_data(
84df8c12
LD
1067 struct platform_device *pdev,
1068 struct of_regulator_match **tps65910_reg_matches)
6790178f 1069{
84df8c12 1070 *tps65910_reg_matches = NULL;
74ea0e59 1071 return NULL;
6790178f
RK
1072}
1073#endif
1074
a5023574 1075static int tps65910_probe(struct platform_device *pdev)
518fb721
GG
1076{
1077 struct tps65910 *tps65910 = dev_get_drvdata(pdev->dev.parent);
c172708d 1078 struct regulator_config config = { };
a320e3c3 1079 struct tps_info *info;
518fb721
GG
1080 struct regulator_dev *rdev;
1081 struct tps65910_reg *pmic;
1082 struct tps65910_board *pmic_plat_data;
84df8c12 1083 struct of_regulator_match *tps65910_reg_matches = NULL;
518fb721
GG
1084 int i, err;
1085
1086 pmic_plat_data = dev_get_platdata(tps65910->dev);
6790178f 1087 if (!pmic_plat_data && tps65910->dev->of_node)
84df8c12
LD
1088 pmic_plat_data = tps65910_parse_dt_reg_data(pdev,
1089 &tps65910_reg_matches);
6790178f 1090
7e9a57e6
LD
1091 if (!pmic_plat_data) {
1092 dev_err(&pdev->dev, "Platform data not found\n");
518fb721 1093 return -EINVAL;
7e9a57e6 1094 }
518fb721 1095
9eb0c421 1096 pmic = devm_kzalloc(&pdev->dev, sizeof(*pmic), GFP_KERNEL);
bcb2c0d6 1097 if (!pmic)
518fb721
GG
1098 return -ENOMEM;
1099
518fb721
GG
1100 pmic->mfd = tps65910;
1101 platform_set_drvdata(pdev, pmic);
1102
1103 /* Give control of all register to control port */
3f7e8275 1104 tps65910_reg_set_bits(pmic->mfd, TPS65910_DEVCTRL,
518fb721
GG
1105 DEVCTRL_SR_CTL_I2C_SEL_MASK);
1106
4b579270 1107 switch (tps65910_chip_id(tps65910)) {
a320e3c3
JEC
1108 case TPS65910:
1109 pmic->get_ctrl_reg = &tps65910_get_ctrl_register;
39aa9b6e 1110 pmic->num_regulators = ARRAY_SIZE(tps65910_regs);
1e0c66f4 1111 pmic->ext_sleep_control = tps65910_ext_sleep_control;
a320e3c3 1112 info = tps65910_regs;
d04156bc 1113 break;
a320e3c3
JEC
1114 case TPS65911:
1115 pmic->get_ctrl_reg = &tps65911_get_ctrl_register;
39aa9b6e 1116 pmic->num_regulators = ARRAY_SIZE(tps65911_regs);
1e0c66f4 1117 pmic->ext_sleep_control = tps65911_ext_sleep_control;
a320e3c3 1118 info = tps65911_regs;
d04156bc 1119 break;
a320e3c3 1120 default:
7e9a57e6 1121 dev_err(&pdev->dev, "Invalid tps chip version\n");
a320e3c3
JEC
1122 return -ENODEV;
1123 }
1124
68d8c1cd 1125 pmic->desc = devm_kzalloc(&pdev->dev, pmic->num_regulators *
39aa9b6e 1126 sizeof(struct regulator_desc), GFP_KERNEL);
bcb2c0d6 1127 if (!pmic->desc)
68d8c1cd 1128 return -ENOMEM;
39aa9b6e 1129
68d8c1cd 1130 pmic->info = devm_kzalloc(&pdev->dev, pmic->num_regulators *
39aa9b6e 1131 sizeof(struct tps_info *), GFP_KERNEL);
bcb2c0d6 1132 if (!pmic->info)
68d8c1cd 1133 return -ENOMEM;
39aa9b6e 1134
68d8c1cd 1135 pmic->rdev = devm_kzalloc(&pdev->dev, pmic->num_regulators *
39aa9b6e 1136 sizeof(struct regulator_dev *), GFP_KERNEL);
bcb2c0d6 1137 if (!pmic->rdev)
68d8c1cd 1138 return -ENOMEM;
39aa9b6e 1139
c1fc1480
KM
1140 for (i = 0; i < pmic->num_regulators && i < TPS65910_NUM_REGS;
1141 i++, info++) {
518fb721
GG
1142 /* Register the regulators */
1143 pmic->info[i] = info;
1144
1145 pmic->desc[i].name = info->name;
d2cfdb05 1146 pmic->desc[i].supply_name = info->vin_name;
77fa44d0 1147 pmic->desc[i].id = i;
7d38a3cb 1148 pmic->desc[i].n_voltages = info->n_voltages;
94f48ab3 1149 pmic->desc[i].enable_time = info->enable_time_us;
518fb721 1150
a320e3c3 1151 if (i == TPS65910_REG_VDD1 || i == TPS65910_REG_VDD2) {
518fb721 1152 pmic->desc[i].ops = &tps65910_ops_dcdc;
780dc9ba
AM
1153 pmic->desc[i].n_voltages = VDD1_2_NUM_VOLT_FINE *
1154 VDD1_2_NUM_VOLT_COARSE;
01bc3a14 1155 pmic->desc[i].ramp_delay = 12500;
a320e3c3 1156 } else if (i == TPS65910_REG_VDD3) {
01bc3a14 1157 if (tps65910_chip_id(tps65910) == TPS65910) {
a320e3c3 1158 pmic->desc[i].ops = &tps65910_ops_vdd3;
d9fe28f9 1159 pmic->desc[i].volt_table = info->voltage_table;
01bc3a14 1160 } else {
a320e3c3 1161 pmic->desc[i].ops = &tps65910_ops_dcdc;
01bc3a14
AL
1162 pmic->desc[i].ramp_delay = 5000;
1163 }
03746dcb
MP
1164 } else if (i == TPS65910_REG_VBB &&
1165 tps65910_chip_id(tps65910) == TPS65910) {
1166 pmic->desc[i].ops = &tps65910_ops_vbb;
1167 pmic->desc[i].volt_table = info->voltage_table;
a320e3c3 1168 } else {
d9fe28f9 1169 if (tps65910_chip_id(tps65910) == TPS65910) {
a320e3c3 1170 pmic->desc[i].ops = &tps65910_ops;
d9fe28f9
AL
1171 pmic->desc[i].volt_table = info->voltage_table;
1172 } else {
a320e3c3 1173 pmic->desc[i].ops = &tps65911_ops;
d9fe28f9 1174 }
a320e3c3 1175 }
518fb721 1176
1e0c66f4
LD
1177 err = tps65910_set_ext_sleep_config(pmic, i,
1178 pmic_plat_data->regulator_ext_sleep_control[i]);
1179 /*
1180 * Failing on regulator for configuring externally control
1181 * is not a serious issue, just throw warning.
1182 */
1183 if (err < 0)
1184 dev_warn(tps65910->dev,
1185 "Failed to initialise ext control config\n");
1186
518fb721
GG
1187 pmic->desc[i].type = REGULATOR_VOLTAGE;
1188 pmic->desc[i].owner = THIS_MODULE;
a40a9c43 1189 pmic->desc[i].enable_reg = pmic->get_ctrl_reg(i);
b8903eb9 1190 pmic->desc[i].enable_mask = TPS65910_SUPPLY_STATE_ENABLED;
518fb721 1191
c172708d 1192 config.dev = tps65910->dev;
23b11348 1193 config.init_data = pmic_plat_data->tps65910_pmic_init_data[i];
c172708d 1194 config.driver_data = pmic;
a40a9c43 1195 config.regmap = tps65910->regmap;
c172708d 1196
84df8c12
LD
1197 if (tps65910_reg_matches)
1198 config.of_node = tps65910_reg_matches[i].of_node;
6790178f 1199
95095e42
SK
1200 rdev = devm_regulator_register(&pdev->dev, &pmic->desc[i],
1201 &config);
518fb721
GG
1202 if (IS_ERR(rdev)) {
1203 dev_err(tps65910->dev,
1204 "failed to register %s regulator\n",
1205 pdev->name);
95095e42 1206 return PTR_ERR(rdev);
518fb721
GG
1207 }
1208
1209 /* Save regulator for cleanup */
1210 pmic->rdev[i] = rdev;
1211 }
1212 return 0;
518fb721
GG
1213}
1214
1e0c66f4
LD
1215static void tps65910_shutdown(struct platform_device *pdev)
1216{
1217 struct tps65910_reg *pmic = platform_get_drvdata(pdev);
1218 int i;
1219
1220 /*
1221 * Before bootloader jumps to kernel, it makes sure that required
1222 * external control signals are in desired state so that given rails
1223 * can be configure accordingly.
1224 * If rails are configured to be controlled from external control
1225 * then before shutting down/rebooting the system, the external
1226 * control configuration need to be remove from the rails so that
1227 * its output will be available as per register programming even
1228 * if external controls are removed. This is require when the POR
1229 * value of the control signals are not in active state and before
1230 * bootloader initializes it, the system requires the rail output
1231 * to be active for booting.
1232 */
1233 for (i = 0; i < pmic->num_regulators; i++) {
1234 int err;
1235 if (!pmic->rdev[i])
1236 continue;
1237
1238 err = tps65910_set_ext_sleep_config(pmic, i, 0);
1239 if (err < 0)
1240 dev_err(&pdev->dev,
1241 "Error in clearing external control\n");
1242 }
1243}
1244
518fb721
GG
1245static struct platform_driver tps65910_driver = {
1246 .driver = {
1247 .name = "tps65910-pmic",
518fb721
GG
1248 },
1249 .probe = tps65910_probe,
1e0c66f4 1250 .shutdown = tps65910_shutdown,
518fb721
GG
1251};
1252
1253static int __init tps65910_init(void)
1254{
1255 return platform_driver_register(&tps65910_driver);
1256}
1257subsys_initcall(tps65910_init);
1258
1259static void __exit tps65910_cleanup(void)
1260{
1261 platform_driver_unregister(&tps65910_driver);
1262}
1263module_exit(tps65910_cleanup);
1264
1265MODULE_AUTHOR("Graeme Gregory <gg@slimlogic.co.uk>");
ae0e6544 1266MODULE_DESCRIPTION("TPS65910/TPS65911 voltage regulator driver");
518fb721
GG
1267MODULE_LICENSE("GPL v2");
1268MODULE_ALIAS("platform:tps65910-pmic");