Commit | Line | Data |
---|---|---|
4f3fb287 KK |
1 | // SPDX-License-Identifier: GPL-2.0+ |
2 | // | |
3 | // Copyright (c) 2011 Samsung Electronics Co., Ltd | |
4 | // http://www.samsung.com | |
9767ec7f | 5 | |
9767ec7f | 6 | #include <linux/err.h> |
26aec009 | 7 | #include <linux/of_gpio.h> |
9ae5cc75 | 8 | #include <linux/gpio/consumer.h> |
9767ec7f SK |
9 | #include <linux/module.h> |
10 | #include <linux/platform_device.h> | |
11 | #include <linux/regulator/driver.h> | |
12 | #include <linux/regulator/machine.h> | |
54227bcf SK |
13 | #include <linux/mfd/samsung/core.h> |
14 | #include <linux/mfd/samsung/s5m8767.h> | |
26aec009 | 15 | #include <linux/regulator/of_regulator.h> |
d13733f4 | 16 | #include <linux/regmap.h> |
26aec009 ADK |
17 | |
18 | #define S5M8767_OPMODE_NORMAL_MODE 0x1 | |
9767ec7f SK |
19 | |
20 | struct s5m8767_info { | |
21 | struct device *dev; | |
63063bfb | 22 | struct sec_pmic_dev *iodev; |
9767ec7f | 23 | int num_regulators; |
63063bfb | 24 | struct sec_opmode_data *opmode; |
9767ec7f SK |
25 | |
26 | int ramp_delay; | |
27 | bool buck2_ramp; | |
28 | bool buck3_ramp; | |
29 | bool buck4_ramp; | |
30 | ||
31 | bool buck2_gpiodvs; | |
32 | bool buck3_gpiodvs; | |
33 | bool buck4_gpiodvs; | |
34 | u8 buck2_vol[8]; | |
35 | u8 buck3_vol[8]; | |
36 | u8 buck4_vol[8]; | |
37 | int buck_gpios[3]; | |
c848bc85 | 38 | int buck_ds[3]; |
9767ec7f SK |
39 | int buck_gpioindex; |
40 | }; | |
41 | ||
63063bfb | 42 | struct sec_voltage_desc { |
9767ec7f SK |
43 | int max; |
44 | int min; | |
45 | int step; | |
46 | }; | |
47 | ||
63063bfb | 48 | static const struct sec_voltage_desc buck_voltage_val1 = { |
9767ec7f SK |
49 | .max = 2225000, |
50 | .min = 650000, | |
51 | .step = 6250, | |
52 | }; | |
53 | ||
63063bfb | 54 | static const struct sec_voltage_desc buck_voltage_val2 = { |
9767ec7f SK |
55 | .max = 1600000, |
56 | .min = 600000, | |
57 | .step = 6250, | |
58 | }; | |
59 | ||
63063bfb | 60 | static const struct sec_voltage_desc buck_voltage_val3 = { |
9767ec7f SK |
61 | .max = 3000000, |
62 | .min = 750000, | |
63 | .step = 12500, | |
64 | }; | |
65 | ||
63063bfb | 66 | static const struct sec_voltage_desc ldo_voltage_val1 = { |
9767ec7f SK |
67 | .max = 3950000, |
68 | .min = 800000, | |
69 | .step = 50000, | |
70 | }; | |
71 | ||
63063bfb | 72 | static const struct sec_voltage_desc ldo_voltage_val2 = { |
9767ec7f SK |
73 | .max = 2375000, |
74 | .min = 800000, | |
75 | .step = 25000, | |
76 | }; | |
77 | ||
63063bfb | 78 | static const struct sec_voltage_desc *reg_voltage_map[] = { |
9767ec7f SK |
79 | [S5M8767_LDO1] = &ldo_voltage_val2, |
80 | [S5M8767_LDO2] = &ldo_voltage_val2, | |
81 | [S5M8767_LDO3] = &ldo_voltage_val1, | |
82 | [S5M8767_LDO4] = &ldo_voltage_val1, | |
83 | [S5M8767_LDO5] = &ldo_voltage_val1, | |
84 | [S5M8767_LDO6] = &ldo_voltage_val2, | |
85 | [S5M8767_LDO7] = &ldo_voltage_val2, | |
86 | [S5M8767_LDO8] = &ldo_voltage_val2, | |
87 | [S5M8767_LDO9] = &ldo_voltage_val1, | |
88 | [S5M8767_LDO10] = &ldo_voltage_val1, | |
89 | [S5M8767_LDO11] = &ldo_voltage_val1, | |
90 | [S5M8767_LDO12] = &ldo_voltage_val1, | |
91 | [S5M8767_LDO13] = &ldo_voltage_val1, | |
92 | [S5M8767_LDO14] = &ldo_voltage_val1, | |
93 | [S5M8767_LDO15] = &ldo_voltage_val2, | |
94 | [S5M8767_LDO16] = &ldo_voltage_val1, | |
95 | [S5M8767_LDO17] = &ldo_voltage_val1, | |
96 | [S5M8767_LDO18] = &ldo_voltage_val1, | |
97 | [S5M8767_LDO19] = &ldo_voltage_val1, | |
98 | [S5M8767_LDO20] = &ldo_voltage_val1, | |
99 | [S5M8767_LDO21] = &ldo_voltage_val1, | |
100 | [S5M8767_LDO22] = &ldo_voltage_val1, | |
101 | [S5M8767_LDO23] = &ldo_voltage_val1, | |
102 | [S5M8767_LDO24] = &ldo_voltage_val1, | |
103 | [S5M8767_LDO25] = &ldo_voltage_val1, | |
104 | [S5M8767_LDO26] = &ldo_voltage_val1, | |
105 | [S5M8767_LDO27] = &ldo_voltage_val1, | |
106 | [S5M8767_LDO28] = &ldo_voltage_val1, | |
107 | [S5M8767_BUCK1] = &buck_voltage_val1, | |
108 | [S5M8767_BUCK2] = &buck_voltage_val2, | |
109 | [S5M8767_BUCK3] = &buck_voltage_val2, | |
110 | [S5M8767_BUCK4] = &buck_voltage_val2, | |
111 | [S5M8767_BUCK5] = &buck_voltage_val1, | |
112 | [S5M8767_BUCK6] = &buck_voltage_val1, | |
463616ea KK |
113 | [S5M8767_BUCK7] = &buck_voltage_val3, |
114 | [S5M8767_BUCK8] = &buck_voltage_val3, | |
9767ec7f SK |
115 | [S5M8767_BUCK9] = &buck_voltage_val3, |
116 | }; | |
117 | ||
21687b16 | 118 | static const unsigned int s5m8767_opmode_reg[][4] = { |
7e44bb83 SK |
119 | /* {OFF, ON, LOWPOWER, SUSPEND} */ |
120 | /* LDO1 ... LDO28 */ | |
121 | {0x0, 0x3, 0x2, 0x1}, /* LDO1 */ | |
122 | {0x0, 0x3, 0x2, 0x1}, | |
123 | {0x0, 0x3, 0x2, 0x1}, | |
124 | {0x0, 0x0, 0x0, 0x0}, | |
125 | {0x0, 0x3, 0x2, 0x1}, /* LDO5 */ | |
126 | {0x0, 0x3, 0x2, 0x1}, | |
127 | {0x0, 0x3, 0x2, 0x1}, | |
128 | {0x0, 0x3, 0x2, 0x1}, | |
129 | {0x0, 0x3, 0x2, 0x1}, | |
130 | {0x0, 0x3, 0x2, 0x1}, /* LDO10 */ | |
131 | {0x0, 0x3, 0x2, 0x1}, | |
132 | {0x0, 0x3, 0x2, 0x1}, | |
133 | {0x0, 0x3, 0x2, 0x1}, | |
134 | {0x0, 0x3, 0x2, 0x1}, | |
135 | {0x0, 0x3, 0x2, 0x1}, /* LDO15 */ | |
136 | {0x0, 0x3, 0x2, 0x1}, | |
137 | {0x0, 0x3, 0x2, 0x1}, | |
138 | {0x0, 0x0, 0x0, 0x0}, | |
139 | {0x0, 0x3, 0x2, 0x1}, | |
140 | {0x0, 0x3, 0x2, 0x1}, /* LDO20 */ | |
141 | {0x0, 0x3, 0x2, 0x1}, | |
142 | {0x0, 0x3, 0x2, 0x1}, | |
143 | {0x0, 0x0, 0x0, 0x0}, | |
144 | {0x0, 0x3, 0x2, 0x1}, | |
145 | {0x0, 0x3, 0x2, 0x1}, /* LDO25 */ | |
146 | {0x0, 0x3, 0x2, 0x1}, | |
147 | {0x0, 0x3, 0x2, 0x1}, | |
148 | {0x0, 0x3, 0x2, 0x1}, /* LDO28 */ | |
149 | ||
150 | /* BUCK1 ... BUCK9 */ | |
151 | {0x0, 0x3, 0x1, 0x1}, /* BUCK1 */ | |
152 | {0x0, 0x3, 0x1, 0x1}, | |
153 | {0x0, 0x3, 0x1, 0x1}, | |
154 | {0x0, 0x3, 0x1, 0x1}, | |
155 | {0x0, 0x3, 0x2, 0x1}, /* BUCK5 */ | |
156 | {0x0, 0x3, 0x1, 0x1}, | |
157 | {0x0, 0x3, 0x1, 0x1}, | |
158 | {0x0, 0x3, 0x1, 0x1}, | |
159 | {0x0, 0x3, 0x1, 0x1}, /* BUCK9 */ | |
160 | }; | |
161 | ||
9c4c6055 AL |
162 | static int s5m8767_get_register(struct s5m8767_info *s5m8767, int reg_id, |
163 | int *reg, int *enable_ctrl) | |
9767ec7f | 164 | { |
9c4c6055 | 165 | int i; |
7e44bb83 | 166 | unsigned int mode; |
9767ec7f SK |
167 | |
168 | switch (reg_id) { | |
169 | case S5M8767_LDO1 ... S5M8767_LDO2: | |
170 | *reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1); | |
171 | break; | |
172 | case S5M8767_LDO3 ... S5M8767_LDO28: | |
173 | *reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3); | |
174 | break; | |
175 | case S5M8767_BUCK1: | |
176 | *reg = S5M8767_REG_BUCK1CTRL1; | |
177 | break; | |
178 | case S5M8767_BUCK2 ... S5M8767_BUCK4: | |
179 | *reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9; | |
180 | break; | |
181 | case S5M8767_BUCK5: | |
182 | *reg = S5M8767_REG_BUCK5CTRL1; | |
183 | break; | |
184 | case S5M8767_BUCK6 ... S5M8767_BUCK9: | |
185 | *reg = S5M8767_REG_BUCK6CTRL1 + (reg_id - S5M8767_BUCK6) * 2; | |
186 | break; | |
187 | default: | |
188 | return -EINVAL; | |
189 | } | |
190 | ||
9bb096ff ADK |
191 | for (i = 0; i < s5m8767->num_regulators; i++) { |
192 | if (s5m8767->opmode[i].id == reg_id) { | |
193 | mode = s5m8767->opmode[i].mode; | |
194 | break; | |
195 | } | |
196 | } | |
197 | ||
e07ff943 AB |
198 | if (i >= s5m8767->num_regulators) |
199 | return -EINVAL; | |
200 | ||
201 | *enable_ctrl = s5m8767_opmode_reg[reg_id][mode] << S5M8767_ENCTRL_SHIFT; | |
9bb096ff | 202 | |
9767ec7f SK |
203 | return 0; |
204 | } | |
205 | ||
31a932e1 | 206 | static int s5m8767_get_vsel_reg(int reg_id, struct s5m8767_info *s5m8767) |
9767ec7f | 207 | { |
9767ec7f SK |
208 | int reg; |
209 | ||
210 | switch (reg_id) { | |
211 | case S5M8767_LDO1 ... S5M8767_LDO2: | |
212 | reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1); | |
213 | break; | |
214 | case S5M8767_LDO3 ... S5M8767_LDO28: | |
215 | reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3); | |
216 | break; | |
217 | case S5M8767_BUCK1: | |
218 | reg = S5M8767_REG_BUCK1CTRL2; | |
219 | break; | |
220 | case S5M8767_BUCK2: | |
da130ab2 | 221 | reg = S5M8767_REG_BUCK2DVS1; |
0a41685f AL |
222 | if (s5m8767->buck2_gpiodvs) |
223 | reg += s5m8767->buck_gpioindex; | |
9767ec7f SK |
224 | break; |
225 | case S5M8767_BUCK3: | |
da130ab2 | 226 | reg = S5M8767_REG_BUCK3DVS1; |
0a41685f AL |
227 | if (s5m8767->buck3_gpiodvs) |
228 | reg += s5m8767->buck_gpioindex; | |
9767ec7f SK |
229 | break; |
230 | case S5M8767_BUCK4: | |
da130ab2 | 231 | reg = S5M8767_REG_BUCK4DVS1; |
0a41685f AL |
232 | if (s5m8767->buck4_gpiodvs) |
233 | reg += s5m8767->buck_gpioindex; | |
9767ec7f SK |
234 | break; |
235 | case S5M8767_BUCK5: | |
236 | reg = S5M8767_REG_BUCK5CTRL2; | |
237 | break; | |
238 | case S5M8767_BUCK6 ... S5M8767_BUCK9: | |
239 | reg = S5M8767_REG_BUCK6CTRL2 + (reg_id - S5M8767_BUCK6) * 2; | |
240 | break; | |
241 | default: | |
242 | return -EINVAL; | |
243 | } | |
244 | ||
31a932e1 | 245 | return reg; |
9767ec7f SK |
246 | } |
247 | ||
854f73ec AL |
248 | static int s5m8767_convert_voltage_to_sel(const struct sec_voltage_desc *desc, |
249 | int min_vol) | |
9767ec7f | 250 | { |
5b5e977c | 251 | int selector = 0; |
9767ec7f SK |
252 | |
253 | if (desc == NULL) | |
254 | return -EINVAL; | |
255 | ||
854f73ec | 256 | if (min_vol > desc->max) |
9767ec7f SK |
257 | return -EINVAL; |
258 | ||
94e85a3c AL |
259 | if (min_vol < desc->min) |
260 | min_vol = desc->min; | |
261 | ||
262 | selector = DIV_ROUND_UP(min_vol - desc->min, desc->step); | |
9767ec7f | 263 | |
854f73ec | 264 | if (desc->min + desc->step * selector > desc->max) |
9767ec7f SK |
265 | return -EINVAL; |
266 | ||
5b5e977c | 267 | return selector; |
9767ec7f SK |
268 | } |
269 | ||
df2643cf | 270 | static inline int s5m8767_set_high(struct s5m8767_info *s5m8767) |
321d2aba AL |
271 | { |
272 | int temp_index = s5m8767->buck_gpioindex; | |
273 | ||
274 | gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1); | |
275 | gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1); | |
276 | gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1); | |
df2643cf SK |
277 | |
278 | return 0; | |
321d2aba AL |
279 | } |
280 | ||
df2643cf | 281 | static inline int s5m8767_set_low(struct s5m8767_info *s5m8767) |
321d2aba AL |
282 | { |
283 | int temp_index = s5m8767->buck_gpioindex; | |
284 | ||
285 | gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1); | |
286 | gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1); | |
287 | gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1); | |
df2643cf SK |
288 | |
289 | return 0; | |
321d2aba AL |
290 | } |
291 | ||
df2643cf SK |
292 | static int s5m8767_set_voltage_sel(struct regulator_dev *rdev, |
293 | unsigned selector) | |
9767ec7f SK |
294 | { |
295 | struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev); | |
20a14b84 | 296 | int reg_id = rdev_get_id(rdev); |
31a932e1 | 297 | int old_index, index = 0; |
321d2aba | 298 | u8 *buck234_vol = NULL; |
9767ec7f SK |
299 | |
300 | switch (reg_id) { | |
301 | case S5M8767_LDO1 ... S5M8767_LDO28: | |
9767ec7f SK |
302 | break; |
303 | case S5M8767_BUCK1 ... S5M8767_BUCK6: | |
321d2aba AL |
304 | if (reg_id == S5M8767_BUCK2 && s5m8767->buck2_gpiodvs) |
305 | buck234_vol = &s5m8767->buck2_vol[0]; | |
306 | else if (reg_id == S5M8767_BUCK3 && s5m8767->buck3_gpiodvs) | |
307 | buck234_vol = &s5m8767->buck3_vol[0]; | |
308 | else if (reg_id == S5M8767_BUCK4 && s5m8767->buck4_gpiodvs) | |
309 | buck234_vol = &s5m8767->buck4_vol[0]; | |
9767ec7f SK |
310 | break; |
311 | case S5M8767_BUCK7 ... S5M8767_BUCK8: | |
312 | return -EINVAL; | |
313 | case S5M8767_BUCK9: | |
9767ec7f SK |
314 | break; |
315 | default: | |
316 | return -EINVAL; | |
317 | } | |
318 | ||
321d2aba AL |
319 | /* buck234_vol != NULL means to control buck234 voltage via DVS GPIO */ |
320 | if (buck234_vol) { | |
df2643cf | 321 | while (*buck234_vol != selector) { |
321d2aba AL |
322 | buck234_vol++; |
323 | index++; | |
324 | } | |
325 | old_index = s5m8767->buck_gpioindex; | |
326 | s5m8767->buck_gpioindex = index; | |
327 | ||
328 | if (index > old_index) | |
df2643cf | 329 | return s5m8767_set_high(s5m8767); |
321d2aba | 330 | else |
df2643cf | 331 | return s5m8767_set_low(s5m8767); |
321d2aba | 332 | } else { |
31a932e1 | 333 | return regulator_set_voltage_sel_regmap(rdev, selector); |
321d2aba | 334 | } |
9767ec7f SK |
335 | } |
336 | ||
9767ec7f SK |
337 | static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev, |
338 | unsigned int old_sel, | |
339 | unsigned int new_sel) | |
340 | { | |
341 | struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev); | |
9767ec7f | 342 | |
9d88fc0b | 343 | if ((old_sel < new_sel) && s5m8767->ramp_delay) |
bf1fc259 | 344 | return DIV_ROUND_UP(rdev->desc->uV_step * (new_sel - old_sel), |
0f8b9c77 | 345 | s5m8767->ramp_delay * 1000); |
89e0f0e4 | 346 | return 0; |
9767ec7f SK |
347 | } |
348 | ||
8a05eb19 | 349 | static const struct regulator_ops s5m8767_ops = { |
e2eb169b | 350 | .list_voltage = regulator_list_voltage_linear, |
9c4c6055 AL |
351 | .is_enabled = regulator_is_enabled_regmap, |
352 | .enable = regulator_enable_regmap, | |
353 | .disable = regulator_disable_regmap, | |
31a932e1 | 354 | .get_voltage_sel = regulator_get_voltage_sel_regmap, |
df2643cf | 355 | .set_voltage_sel = s5m8767_set_voltage_sel, |
9767ec7f SK |
356 | .set_voltage_time_sel = s5m8767_set_voltage_time_sel, |
357 | }; | |
358 | ||
8a05eb19 | 359 | static const struct regulator_ops s5m8767_buck78_ops = { |
463616ea | 360 | .list_voltage = regulator_list_voltage_linear, |
9c4c6055 AL |
361 | .is_enabled = regulator_is_enabled_regmap, |
362 | .enable = regulator_enable_regmap, | |
363 | .disable = regulator_disable_regmap, | |
463616ea KK |
364 | .get_voltage_sel = regulator_get_voltage_sel_regmap, |
365 | .set_voltage_sel = regulator_set_voltage_sel_regmap, | |
e2eb169b AL |
366 | }; |
367 | ||
65896e73 AL |
368 | #define s5m8767_regulator_desc(_name) { \ |
369 | .name = #_name, \ | |
370 | .id = S5M8767_##_name, \ | |
371 | .ops = &s5m8767_ops, \ | |
9767ec7f SK |
372 | .type = REGULATOR_VOLTAGE, \ |
373 | .owner = THIS_MODULE, \ | |
374 | } | |
375 | ||
e2eb169b AL |
376 | #define s5m8767_regulator_buck78_desc(_name) { \ |
377 | .name = #_name, \ | |
378 | .id = S5M8767_##_name, \ | |
379 | .ops = &s5m8767_buck78_ops, \ | |
380 | .type = REGULATOR_VOLTAGE, \ | |
381 | .owner = THIS_MODULE, \ | |
382 | } | |
383 | ||
9767ec7f | 384 | static struct regulator_desc regulators[] = { |
65896e73 AL |
385 | s5m8767_regulator_desc(LDO1), |
386 | s5m8767_regulator_desc(LDO2), | |
387 | s5m8767_regulator_desc(LDO3), | |
388 | s5m8767_regulator_desc(LDO4), | |
389 | s5m8767_regulator_desc(LDO5), | |
390 | s5m8767_regulator_desc(LDO6), | |
391 | s5m8767_regulator_desc(LDO7), | |
392 | s5m8767_regulator_desc(LDO8), | |
393 | s5m8767_regulator_desc(LDO9), | |
394 | s5m8767_regulator_desc(LDO10), | |
395 | s5m8767_regulator_desc(LDO11), | |
396 | s5m8767_regulator_desc(LDO12), | |
397 | s5m8767_regulator_desc(LDO13), | |
398 | s5m8767_regulator_desc(LDO14), | |
399 | s5m8767_regulator_desc(LDO15), | |
400 | s5m8767_regulator_desc(LDO16), | |
401 | s5m8767_regulator_desc(LDO17), | |
402 | s5m8767_regulator_desc(LDO18), | |
403 | s5m8767_regulator_desc(LDO19), | |
404 | s5m8767_regulator_desc(LDO20), | |
405 | s5m8767_regulator_desc(LDO21), | |
406 | s5m8767_regulator_desc(LDO22), | |
407 | s5m8767_regulator_desc(LDO23), | |
408 | s5m8767_regulator_desc(LDO24), | |
409 | s5m8767_regulator_desc(LDO25), | |
410 | s5m8767_regulator_desc(LDO26), | |
411 | s5m8767_regulator_desc(LDO27), | |
412 | s5m8767_regulator_desc(LDO28), | |
413 | s5m8767_regulator_desc(BUCK1), | |
414 | s5m8767_regulator_desc(BUCK2), | |
415 | s5m8767_regulator_desc(BUCK3), | |
416 | s5m8767_regulator_desc(BUCK4), | |
417 | s5m8767_regulator_desc(BUCK5), | |
418 | s5m8767_regulator_desc(BUCK6), | |
e2eb169b AL |
419 | s5m8767_regulator_buck78_desc(BUCK7), |
420 | s5m8767_regulator_buck78_desc(BUCK8), | |
65896e73 | 421 | s5m8767_regulator_desc(BUCK9), |
9767ec7f SK |
422 | }; |
423 | ||
ee1e0994 KK |
424 | /* |
425 | * Enable GPIO control over BUCK9 in regulator_config for that regulator. | |
426 | */ | |
427 | static void s5m8767_regulator_config_ext_control(struct s5m8767_info *s5m8767, | |
428 | struct sec_regulator_data *rdata, | |
429 | struct regulator_config *config) | |
430 | { | |
431 | int i, mode = 0; | |
432 | ||
433 | if (rdata->id != S5M8767_BUCK9) | |
434 | return; | |
435 | ||
436 | /* Check if opmode for regulator matches S5M8767_ENCTRL_USE_GPIO */ | |
437 | for (i = 0; i < s5m8767->num_regulators; i++) { | |
438 | const struct sec_opmode_data *opmode = &s5m8767->opmode[i]; | |
439 | if (opmode->id == rdata->id) { | |
440 | mode = s5m8767_opmode_reg[rdata->id][opmode->mode]; | |
441 | break; | |
442 | } | |
443 | } | |
444 | if (mode != S5M8767_ENCTRL_USE_GPIO) { | |
445 | dev_warn(s5m8767->dev, | |
0c9721a5 RH |
446 | "ext-control for %pOFn: mismatched op_mode (%x), ignoring\n", |
447 | rdata->reg_node, mode); | |
ee1e0994 KK |
448 | return; |
449 | } | |
450 | ||
9ae5cc75 | 451 | if (!rdata->ext_control_gpiod) { |
ee1e0994 | 452 | dev_warn(s5m8767->dev, |
0c9721a5 RH |
453 | "ext-control for %pOFn: GPIO not valid, ignoring\n", |
454 | rdata->reg_node); | |
ee1e0994 KK |
455 | return; |
456 | } | |
457 | ||
9ae5cc75 | 458 | config->ena_gpiod = rdata->ext_control_gpiod; |
ee1e0994 KK |
459 | } |
460 | ||
461 | /* | |
462 | * Turn on GPIO control over BUCK9. | |
463 | */ | |
464 | static int s5m8767_enable_ext_control(struct s5m8767_info *s5m8767, | |
465 | struct regulator_dev *rdev) | |
466 | { | |
9c4c6055 | 467 | int id = rdev_get_id(rdev); |
ee1e0994 KK |
468 | int ret, reg, enable_ctrl; |
469 | ||
9c4c6055 | 470 | if (id != S5M8767_BUCK9) |
ee1e0994 KK |
471 | return -EINVAL; |
472 | ||
9c4c6055 | 473 | ret = s5m8767_get_register(s5m8767, id, ®, &enable_ctrl); |
ee1e0994 KK |
474 | if (ret) |
475 | return ret; | |
476 | ||
477 | return regmap_update_bits(s5m8767->iodev->regmap_pmic, | |
478 | reg, S5M8767_ENCTRL_MASK, | |
479 | S5M8767_ENCTRL_USE_GPIO << S5M8767_ENCTRL_SHIFT); | |
480 | } | |
481 | ||
482 | ||
26aec009 ADK |
483 | #ifdef CONFIG_OF |
484 | static int s5m8767_pmic_dt_parse_dvs_gpio(struct sec_pmic_dev *iodev, | |
485 | struct sec_platform_data *pdata, | |
486 | struct device_node *pmic_np) | |
487 | { | |
488 | int i, gpio; | |
489 | ||
490 | for (i = 0; i < 3; i++) { | |
491 | gpio = of_get_named_gpio(pmic_np, | |
492 | "s5m8767,pmic-buck-dvs-gpios", i); | |
493 | if (!gpio_is_valid(gpio)) { | |
494 | dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio); | |
495 | return -EINVAL; | |
496 | } | |
497 | pdata->buck_gpios[i] = gpio; | |
498 | } | |
499 | return 0; | |
500 | } | |
501 | ||
502 | static int s5m8767_pmic_dt_parse_ds_gpio(struct sec_pmic_dev *iodev, | |
503 | struct sec_platform_data *pdata, | |
504 | struct device_node *pmic_np) | |
505 | { | |
506 | int i, gpio; | |
507 | ||
508 | for (i = 0; i < 3; i++) { | |
509 | gpio = of_get_named_gpio(pmic_np, | |
510 | "s5m8767,pmic-buck-ds-gpios", i); | |
511 | if (!gpio_is_valid(gpio)) { | |
512 | dev_err(iodev->dev, "invalid gpio[%d]: %d\n", i, gpio); | |
513 | return -EINVAL; | |
514 | } | |
515 | pdata->buck_ds[i] = gpio; | |
516 | } | |
517 | return 0; | |
518 | } | |
519 | ||
cbb0ed49 | 520 | static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev, |
26aec009 ADK |
521 | struct sec_platform_data *pdata) |
522 | { | |
cbb0ed49 | 523 | struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent); |
26aec009 ADK |
524 | struct device_node *pmic_np, *regulators_np, *reg_np; |
525 | struct sec_regulator_data *rdata; | |
526 | struct sec_opmode_data *rmode; | |
04f9f068 | 527 | unsigned int i, dvs_voltage_nr = 8, ret; |
26aec009 ADK |
528 | |
529 | pmic_np = iodev->dev->of_node; | |
530 | if (!pmic_np) { | |
531 | dev_err(iodev->dev, "could not find pmic sub-node\n"); | |
532 | return -ENODEV; | |
533 | } | |
534 | ||
4e52c03d | 535 | regulators_np = of_get_child_by_name(pmic_np, "regulators"); |
26aec009 ADK |
536 | if (!regulators_np) { |
537 | dev_err(iodev->dev, "could not find regulators sub-node\n"); | |
538 | return -EINVAL; | |
539 | } | |
540 | ||
541 | /* count the number of regulators to be supported in pmic */ | |
1f91b6f6 | 542 | pdata->num_regulators = of_get_child_count(regulators_np); |
26aec009 | 543 | |
a86854d0 KC |
544 | rdata = devm_kcalloc(&pdev->dev, |
545 | pdata->num_regulators, sizeof(*rdata), | |
546 | GFP_KERNEL); | |
4754b421 | 547 | if (!rdata) |
26aec009 | 548 | return -ENOMEM; |
26aec009 | 549 | |
a86854d0 KC |
550 | rmode = devm_kcalloc(&pdev->dev, |
551 | pdata->num_regulators, sizeof(*rmode), | |
552 | GFP_KERNEL); | |
4754b421 | 553 | if (!rmode) |
26aec009 | 554 | return -ENOMEM; |
26aec009 ADK |
555 | |
556 | pdata->regulators = rdata; | |
557 | pdata->opmode = rmode; | |
558 | for_each_child_of_node(regulators_np, reg_np) { | |
559 | for (i = 0; i < ARRAY_SIZE(regulators); i++) | |
c32569e3 | 560 | if (of_node_name_eq(reg_np, regulators[i].name)) |
26aec009 ADK |
561 | break; |
562 | ||
563 | if (i == ARRAY_SIZE(regulators)) { | |
564 | dev_warn(iodev->dev, | |
0c9721a5 RH |
565 | "don't know how to configure regulator %pOFn\n", |
566 | reg_np); | |
26aec009 ADK |
567 | continue; |
568 | } | |
569 | ||
5be0e549 | 570 | rdata->ext_control_gpiod = devm_fwnode_gpiod_get( |
63239e4b | 571 | &pdev->dev, |
5be0e549 DT |
572 | of_fwnode_handle(reg_np), |
573 | "s5m8767,pmic-ext-control", | |
63239e4b LW |
574 | GPIOD_OUT_HIGH | GPIOD_FLAGS_BIT_NONEXCLUSIVE, |
575 | "s5m8767"); | |
025bf377 WG |
576 | if (PTR_ERR(rdata->ext_control_gpiod) == -ENOENT) |
577 | rdata->ext_control_gpiod = NULL; | |
578 | else if (IS_ERR(rdata->ext_control_gpiod)) | |
9ae5cc75 | 579 | return PTR_ERR(rdata->ext_control_gpiod); |
ee1e0994 | 580 | |
26aec009 ADK |
581 | rdata->id = i; |
582 | rdata->initdata = of_get_regulator_init_data( | |
072e78b1 JMC |
583 | &pdev->dev, reg_np, |
584 | ®ulators[i]); | |
26aec009 ADK |
585 | rdata->reg_node = reg_np; |
586 | rdata++; | |
587 | rmode->id = i; | |
588 | if (of_property_read_u32(reg_np, "op_mode", | |
589 | &rmode->mode)) { | |
590 | dev_warn(iodev->dev, | |
f3c7f7b6 | 591 | "no op_mode property at %pOF\n", |
7799167b | 592 | reg_np); |
26aec009 ADK |
593 | |
594 | rmode->mode = S5M8767_OPMODE_NORMAL_MODE; | |
595 | } | |
596 | rmode++; | |
597 | } | |
598 | ||
b7db01f3 SK |
599 | of_node_put(regulators_np); |
600 | ||
04f9f068 | 601 | if (of_get_property(pmic_np, "s5m8767,pmic-buck2-uses-gpio-dvs", NULL)) { |
26aec009 ADK |
602 | pdata->buck2_gpiodvs = true; |
603 | ||
04f9f068 CC |
604 | if (of_property_read_u32_array(pmic_np, |
605 | "s5m8767,pmic-buck2-dvs-voltage", | |
606 | pdata->buck2_voltage, dvs_voltage_nr)) { | |
607 | dev_err(iodev->dev, "buck2 voltages not specified\n"); | |
608 | return -EINVAL; | |
609 | } | |
610 | } | |
611 | ||
612 | if (of_get_property(pmic_np, "s5m8767,pmic-buck3-uses-gpio-dvs", NULL)) { | |
26aec009 ADK |
613 | pdata->buck3_gpiodvs = true; |
614 | ||
04f9f068 CC |
615 | if (of_property_read_u32_array(pmic_np, |
616 | "s5m8767,pmic-buck3-dvs-voltage", | |
617 | pdata->buck3_voltage, dvs_voltage_nr)) { | |
618 | dev_err(iodev->dev, "buck3 voltages not specified\n"); | |
619 | return -EINVAL; | |
620 | } | |
621 | } | |
622 | ||
623 | if (of_get_property(pmic_np, "s5m8767,pmic-buck4-uses-gpio-dvs", NULL)) { | |
26aec009 ADK |
624 | pdata->buck4_gpiodvs = true; |
625 | ||
04f9f068 CC |
626 | if (of_property_read_u32_array(pmic_np, |
627 | "s5m8767,pmic-buck4-dvs-voltage", | |
628 | pdata->buck4_voltage, dvs_voltage_nr)) { | |
629 | dev_err(iodev->dev, "buck4 voltages not specified\n"); | |
630 | return -EINVAL; | |
631 | } | |
632 | } | |
633 | ||
26aec009 ADK |
634 | if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs || |
635 | pdata->buck4_gpiodvs) { | |
636 | ret = s5m8767_pmic_dt_parse_dvs_gpio(iodev, pdata, pmic_np); | |
637 | if (ret) | |
638 | return -EINVAL; | |
639 | ||
640 | if (of_property_read_u32(pmic_np, | |
641 | "s5m8767,pmic-buck-default-dvs-idx", | |
642 | &pdata->buck_default_idx)) { | |
643 | pdata->buck_default_idx = 0; | |
644 | } else { | |
645 | if (pdata->buck_default_idx >= 8) { | |
646 | pdata->buck_default_idx = 0; | |
647 | dev_info(iodev->dev, | |
648 | "invalid value for default dvs index, use 0\n"); | |
649 | } | |
650 | } | |
26aec009 ADK |
651 | } |
652 | ||
653 | ret = s5m8767_pmic_dt_parse_ds_gpio(iodev, pdata, pmic_np); | |
654 | if (ret) | |
655 | return -EINVAL; | |
656 | ||
033054e8 CC |
657 | if (of_get_property(pmic_np, "s5m8767,pmic-buck2-ramp-enable", NULL)) |
658 | pdata->buck2_ramp_enable = true; | |
26aec009 | 659 | |
033054e8 CC |
660 | if (of_get_property(pmic_np, "s5m8767,pmic-buck3-ramp-enable", NULL)) |
661 | pdata->buck3_ramp_enable = true; | |
26aec009 | 662 | |
033054e8 CC |
663 | if (of_get_property(pmic_np, "s5m8767,pmic-buck4-ramp-enable", NULL)) |
664 | pdata->buck4_ramp_enable = true; | |
665 | ||
666 | if (pdata->buck2_ramp_enable || pdata->buck3_ramp_enable | |
667 | || pdata->buck4_ramp_enable) { | |
668 | if (of_property_read_u32(pmic_np, "s5m8767,pmic-buck-ramp-delay", | |
669 | &pdata->buck_ramp_delay)) | |
670 | pdata->buck_ramp_delay = 0; | |
26aec009 ADK |
671 | } |
672 | ||
673 | return 0; | |
674 | } | |
675 | #else | |
cbb0ed49 | 676 | static int s5m8767_pmic_dt_parse_pdata(struct platform_device *pdev, |
26aec009 ADK |
677 | struct sec_platform_data *pdata) |
678 | { | |
679 | return 0; | |
680 | } | |
681 | #endif /* CONFIG_OF */ | |
682 | ||
a5023574 | 683 | static int s5m8767_pmic_probe(struct platform_device *pdev) |
9767ec7f | 684 | { |
63063bfb | 685 | struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent); |
26aec009 | 686 | struct sec_platform_data *pdata = iodev->pdata; |
c172708d | 687 | struct regulator_config config = { }; |
9767ec7f | 688 | struct s5m8767_info *s5m8767; |
0a3ade7e | 689 | int i, ret, buck_init; |
9767ec7f | 690 | |
e81d7bc8 AL |
691 | if (!pdata) { |
692 | dev_err(pdev->dev.parent, "Platform data not supplied\n"); | |
693 | return -ENODEV; | |
694 | } | |
695 | ||
26aec009 | 696 | if (iodev->dev->of_node) { |
cbb0ed49 | 697 | ret = s5m8767_pmic_dt_parse_pdata(pdev, pdata); |
26aec009 ADK |
698 | if (ret) |
699 | return ret; | |
700 | } | |
701 | ||
6c4efe24 AL |
702 | if (pdata->buck2_gpiodvs) { |
703 | if (pdata->buck3_gpiodvs || pdata->buck4_gpiodvs) { | |
704 | dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n"); | |
705 | return -EINVAL; | |
706 | } | |
707 | } | |
708 | ||
709 | if (pdata->buck3_gpiodvs) { | |
710 | if (pdata->buck2_gpiodvs || pdata->buck4_gpiodvs) { | |
711 | dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n"); | |
712 | return -EINVAL; | |
713 | } | |
714 | } | |
715 | ||
716 | if (pdata->buck4_gpiodvs) { | |
717 | if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs) { | |
718 | dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n"); | |
719 | return -EINVAL; | |
720 | } | |
721 | } | |
722 | ||
9767ec7f SK |
723 | s5m8767 = devm_kzalloc(&pdev->dev, sizeof(struct s5m8767_info), |
724 | GFP_KERNEL); | |
725 | if (!s5m8767) | |
726 | return -ENOMEM; | |
727 | ||
9767ec7f SK |
728 | s5m8767->dev = &pdev->dev; |
729 | s5m8767->iodev = iodev; | |
9bb096ff | 730 | s5m8767->num_regulators = pdata->num_regulators; |
9767ec7f | 731 | platform_set_drvdata(pdev, s5m8767); |
9767ec7f SK |
732 | |
733 | s5m8767->buck_gpioindex = pdata->buck_default_idx; | |
734 | s5m8767->buck2_gpiodvs = pdata->buck2_gpiodvs; | |
735 | s5m8767->buck3_gpiodvs = pdata->buck3_gpiodvs; | |
736 | s5m8767->buck4_gpiodvs = pdata->buck4_gpiodvs; | |
737 | s5m8767->buck_gpios[0] = pdata->buck_gpios[0]; | |
738 | s5m8767->buck_gpios[1] = pdata->buck_gpios[1]; | |
739 | s5m8767->buck_gpios[2] = pdata->buck_gpios[2]; | |
c848bc85 SK |
740 | s5m8767->buck_ds[0] = pdata->buck_ds[0]; |
741 | s5m8767->buck_ds[1] = pdata->buck_ds[1]; | |
742 | s5m8767->buck_ds[2] = pdata->buck_ds[2]; | |
743 | ||
9767ec7f SK |
744 | s5m8767->ramp_delay = pdata->buck_ramp_delay; |
745 | s5m8767->buck2_ramp = pdata->buck2_ramp_enable; | |
746 | s5m8767->buck3_ramp = pdata->buck3_ramp_enable; | |
747 | s5m8767->buck4_ramp = pdata->buck4_ramp_enable; | |
7e44bb83 | 748 | s5m8767->opmode = pdata->opmode; |
9767ec7f | 749 | |
c848bc85 | 750 | buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2, |
854f73ec | 751 | pdata->buck2_init); |
c848bc85 | 752 | |
d13733f4 KK |
753 | regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK2DVS2, |
754 | buck_init); | |
c848bc85 SK |
755 | |
756 | buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2, | |
854f73ec | 757 | pdata->buck3_init); |
c848bc85 | 758 | |
d13733f4 KK |
759 | regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK3DVS2, |
760 | buck_init); | |
c848bc85 SK |
761 | |
762 | buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2, | |
854f73ec | 763 | pdata->buck4_init); |
c848bc85 | 764 | |
d13733f4 KK |
765 | regmap_write(s5m8767->iodev->regmap_pmic, S5M8767_REG_BUCK4DVS2, |
766 | buck_init); | |
c848bc85 | 767 | |
9767ec7f SK |
768 | for (i = 0; i < 8; i++) { |
769 | if (s5m8767->buck2_gpiodvs) { | |
770 | s5m8767->buck2_vol[i] = | |
5b5e977c | 771 | s5m8767_convert_voltage_to_sel( |
9767ec7f | 772 | &buck_voltage_val2, |
854f73ec | 773 | pdata->buck2_voltage[i]); |
9767ec7f SK |
774 | } |
775 | ||
776 | if (s5m8767->buck3_gpiodvs) { | |
777 | s5m8767->buck3_vol[i] = | |
5b5e977c | 778 | s5m8767_convert_voltage_to_sel( |
9767ec7f | 779 | &buck_voltage_val2, |
854f73ec | 780 | pdata->buck3_voltage[i]); |
9767ec7f SK |
781 | } |
782 | ||
783 | if (s5m8767->buck4_gpiodvs) { | |
784 | s5m8767->buck4_vol[i] = | |
5b5e977c | 785 | s5m8767_convert_voltage_to_sel( |
9767ec7f | 786 | &buck_voltage_val2, |
854f73ec | 787 | pdata->buck4_voltage[i]); |
9767ec7f SK |
788 | } |
789 | } | |
790 | ||
76c854d1 ADK |
791 | if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs || |
792 | pdata->buck4_gpiodvs) { | |
793 | ||
794 | if (!gpio_is_valid(pdata->buck_gpios[0]) || | |
795 | !gpio_is_valid(pdata->buck_gpios[1]) || | |
796 | !gpio_is_valid(pdata->buck_gpios[2])) { | |
797 | dev_err(&pdev->dev, "GPIO NOT VALID\n"); | |
798 | return -EINVAL; | |
799 | } | |
800 | ||
5febb3c9 AL |
801 | ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[0], |
802 | "S5M8767 SET1"); | |
803 | if (ret) | |
804 | return ret; | |
805 | ||
806 | ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[1], | |
807 | "S5M8767 SET2"); | |
808 | if (ret) | |
809 | return ret; | |
810 | ||
811 | ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[2], | |
812 | "S5M8767 SET3"); | |
813 | if (ret) | |
814 | return ret; | |
815 | ||
c848bc85 SK |
816 | /* SET1 GPIO */ |
817 | gpio_direction_output(pdata->buck_gpios[0], | |
818 | (s5m8767->buck_gpioindex >> 2) & 0x1); | |
819 | /* SET2 GPIO */ | |
820 | gpio_direction_output(pdata->buck_gpios[1], | |
821 | (s5m8767->buck_gpioindex >> 1) & 0x1); | |
822 | /* SET3 GPIO */ | |
823 | gpio_direction_output(pdata->buck_gpios[2], | |
824 | (s5m8767->buck_gpioindex >> 0) & 0x1); | |
9767ec7f SK |
825 | } |
826 | ||
5febb3c9 AL |
827 | ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[0], "S5M8767 DS2"); |
828 | if (ret) | |
829 | return ret; | |
c848bc85 | 830 | |
5febb3c9 AL |
831 | ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[1], "S5M8767 DS3"); |
832 | if (ret) | |
833 | return ret; | |
c848bc85 | 834 | |
5febb3c9 AL |
835 | ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[2], "S5M8767 DS4"); |
836 | if (ret) | |
837 | return ret; | |
c848bc85 SK |
838 | |
839 | /* DS2 GPIO */ | |
840 | gpio_direction_output(pdata->buck_ds[0], 0x0); | |
841 | /* DS3 GPIO */ | |
842 | gpio_direction_output(pdata->buck_ds[1], 0x0); | |
843 | /* DS4 GPIO */ | |
844 | gpio_direction_output(pdata->buck_ds[2], 0x0); | |
845 | ||
846 | if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs || | |
847 | pdata->buck4_gpiodvs) { | |
d13733f4 KK |
848 | regmap_update_bits(s5m8767->iodev->regmap_pmic, |
849 | S5M8767_REG_BUCK2CTRL, 1 << 1, | |
850 | (pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1)); | |
851 | regmap_update_bits(s5m8767->iodev->regmap_pmic, | |
852 | S5M8767_REG_BUCK3CTRL, 1 << 1, | |
853 | (pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1)); | |
854 | regmap_update_bits(s5m8767->iodev->regmap_pmic, | |
855 | S5M8767_REG_BUCK4CTRL, 1 << 1, | |
856 | (pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1)); | |
c848bc85 | 857 | } |
9767ec7f SK |
858 | |
859 | /* Initialize GPIO DVS registers */ | |
860 | for (i = 0; i < 8; i++) { | |
861 | if (s5m8767->buck2_gpiodvs) { | |
d13733f4 KK |
862 | regmap_write(s5m8767->iodev->regmap_pmic, |
863 | S5M8767_REG_BUCK2DVS1 + i, | |
864 | s5m8767->buck2_vol[i]); | |
9767ec7f SK |
865 | } |
866 | ||
867 | if (s5m8767->buck3_gpiodvs) { | |
d13733f4 KK |
868 | regmap_write(s5m8767->iodev->regmap_pmic, |
869 | S5M8767_REG_BUCK3DVS1 + i, | |
870 | s5m8767->buck3_vol[i]); | |
9767ec7f SK |
871 | } |
872 | ||
873 | if (s5m8767->buck4_gpiodvs) { | |
d13733f4 KK |
874 | regmap_write(s5m8767->iodev->regmap_pmic, |
875 | S5M8767_REG_BUCK4DVS1 + i, | |
876 | s5m8767->buck4_vol[i]); | |
9767ec7f SK |
877 | } |
878 | } | |
9767ec7f SK |
879 | |
880 | if (s5m8767->buck2_ramp) | |
d13733f4 KK |
881 | regmap_update_bits(s5m8767->iodev->regmap_pmic, |
882 | S5M8767_REG_DVSRAMP, 0x08, 0x08); | |
9767ec7f SK |
883 | |
884 | if (s5m8767->buck3_ramp) | |
d13733f4 KK |
885 | regmap_update_bits(s5m8767->iodev->regmap_pmic, |
886 | S5M8767_REG_DVSRAMP, 0x04, 0x04); | |
9767ec7f SK |
887 | |
888 | if (s5m8767->buck4_ramp) | |
d13733f4 KK |
889 | regmap_update_bits(s5m8767->iodev->regmap_pmic, |
890 | S5M8767_REG_DVSRAMP, 0x02, 0x02); | |
9767ec7f SK |
891 | |
892 | if (s5m8767->buck2_ramp || s5m8767->buck3_ramp | |
893 | || s5m8767->buck4_ramp) { | |
f37ff6b6 | 894 | unsigned int val; |
9767ec7f | 895 | switch (s5m8767->ramp_delay) { |
1af142c6 | 896 | case 5: |
f37ff6b6 | 897 | val = S5M8767_DVS_BUCK_RAMP_5; |
1af142c6 SK |
898 | break; |
899 | case 10: | |
f37ff6b6 | 900 | val = S5M8767_DVS_BUCK_RAMP_10; |
047ec220 | 901 | break; |
9767ec7f | 902 | case 25: |
f37ff6b6 | 903 | val = S5M8767_DVS_BUCK_RAMP_25; |
047ec220 | 904 | break; |
9767ec7f | 905 | case 50: |
f37ff6b6 | 906 | val = S5M8767_DVS_BUCK_RAMP_50; |
047ec220 | 907 | break; |
9767ec7f | 908 | case 100: |
f37ff6b6 | 909 | val = S5M8767_DVS_BUCK_RAMP_100; |
047ec220 | 910 | break; |
9767ec7f | 911 | default: |
f37ff6b6 | 912 | val = S5M8767_DVS_BUCK_RAMP_10; |
9767ec7f | 913 | } |
d13733f4 KK |
914 | regmap_update_bits(s5m8767->iodev->regmap_pmic, |
915 | S5M8767_REG_DVSRAMP, | |
916 | S5M8767_DVS_BUCK_RAMP_MASK, | |
917 | val << S5M8767_DVS_BUCK_RAMP_SHIFT); | |
9767ec7f SK |
918 | } |
919 | ||
920 | for (i = 0; i < pdata->num_regulators; i++) { | |
63063bfb | 921 | const struct sec_voltage_desc *desc; |
9767ec7f | 922 | int id = pdata->regulators[i].id; |
9c4c6055 | 923 | int enable_reg, enable_val; |
e80fb721 | 924 | struct regulator_dev *rdev; |
9767ec7f SK |
925 | |
926 | desc = reg_voltage_map[id]; | |
e2eb169b | 927 | if (desc) { |
9767ec7f SK |
928 | regulators[id].n_voltages = |
929 | (desc->max - desc->min) / desc->step + 1; | |
e2eb169b AL |
930 | regulators[id].min_uV = desc->min; |
931 | regulators[id].uV_step = desc->step; | |
31a932e1 AL |
932 | regulators[id].vsel_reg = |
933 | s5m8767_get_vsel_reg(id, s5m8767); | |
934 | if (id < S5M8767_BUCK1) | |
935 | regulators[id].vsel_mask = 0x3f; | |
936 | else | |
937 | regulators[id].vsel_mask = 0xff; | |
9c4c6055 | 938 | |
e07ff943 | 939 | ret = s5m8767_get_register(s5m8767, id, &enable_reg, |
9c4c6055 | 940 | &enable_val); |
e07ff943 AB |
941 | if (ret) { |
942 | dev_err(s5m8767->dev, "error reading registers\n"); | |
943 | return ret; | |
944 | } | |
9c4c6055 AL |
945 | regulators[id].enable_reg = enable_reg; |
946 | regulators[id].enable_mask = S5M8767_ENCTRL_MASK; | |
947 | regulators[id].enable_val = enable_val; | |
e2eb169b | 948 | } |
9767ec7f | 949 | |
c172708d MB |
950 | config.dev = s5m8767->dev; |
951 | config.init_data = pdata->regulators[i].initdata; | |
952 | config.driver_data = s5m8767; | |
3e1e4a5f | 953 | config.regmap = iodev->regmap_pmic; |
26aec009 | 954 | config.of_node = pdata->regulators[i].reg_node; |
9ae5cc75 | 955 | config.ena_gpiod = NULL; |
1f5163fc LW |
956 | if (pdata->regulators[i].ext_control_gpiod) { |
957 | /* Assigns config.ena_gpiod */ | |
ee1e0994 KK |
958 | s5m8767_regulator_config_ext_control(s5m8767, |
959 | &pdata->regulators[i], &config); | |
c172708d | 960 | |
1f5163fc LW |
961 | /* |
962 | * Hand the GPIO descriptor management over to the | |
963 | * regulator core, remove it from devres management. | |
964 | */ | |
965 | devm_gpiod_unhinge(s5m8767->dev, config.ena_gpiod); | |
966 | } | |
e80fb721 | 967 | rdev = devm_regulator_register(&pdev->dev, ®ulators[id], |
f0db475d | 968 | &config); |
e80fb721 KK |
969 | if (IS_ERR(rdev)) { |
970 | ret = PTR_ERR(rdev); | |
9767ec7f SK |
971 | dev_err(s5m8767->dev, "regulator init failed for %d\n", |
972 | id); | |
f0db475d | 973 | return ret; |
9767ec7f | 974 | } |
ee1e0994 | 975 | |
9ae5cc75 | 976 | if (pdata->regulators[i].ext_control_gpiod) { |
e80fb721 | 977 | ret = s5m8767_enable_ext_control(s5m8767, rdev); |
ee1e0994 KK |
978 | if (ret < 0) { |
979 | dev_err(s5m8767->dev, | |
980 | "failed to enable gpio control over %s: %d\n", | |
e80fb721 | 981 | rdev->desc->name, ret); |
ee1e0994 KK |
982 | return ret; |
983 | } | |
984 | } | |
9767ec7f SK |
985 | } |
986 | ||
9767ec7f SK |
987 | return 0; |
988 | } | |
989 | ||
990 | static const struct platform_device_id s5m8767_pmic_id[] = { | |
991 | { "s5m8767-pmic", 0}, | |
992 | { }, | |
993 | }; | |
994 | MODULE_DEVICE_TABLE(platform, s5m8767_pmic_id); | |
995 | ||
996 | static struct platform_driver s5m8767_pmic_driver = { | |
997 | .driver = { | |
998 | .name = "s5m8767-pmic", | |
9767ec7f SK |
999 | }, |
1000 | .probe = s5m8767_pmic_probe, | |
9767ec7f SK |
1001 | .id_table = s5m8767_pmic_id, |
1002 | }; | |
8d23b0b8 | 1003 | module_platform_driver(s5m8767_pmic_driver); |
9767ec7f SK |
1004 | |
1005 | /* Module information */ | |
1006 | MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>"); | |
fc2b10d1 | 1007 | MODULE_DESCRIPTION("Samsung S5M8767 Regulator Driver"); |
9767ec7f | 1008 | MODULE_LICENSE("GPL"); |