regulator: axp20x: Fix axp22x ldo_io voltage ranges
[linux-2.6-block.git] / drivers / regulator / axp20x-regulator.c
CommitLineData
dfe7a1b0
CC
1/*
2 * AXP20x regulators driver.
3 *
4 * Copyright (C) 2013 Carlo Caione <carlo@caione.org>
5 *
6 * This file is subject to the terms and conditions of the GNU General
7 * Public License. See the file "COPYING" in the main directory of this
8 * archive for more details.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 */
15
16#include <linux/err.h>
17#include <linux/init.h>
18#include <linux/module.h>
19#include <linux/of.h>
20#include <linux/of_device.h>
21#include <linux/platform_device.h>
22#include <linux/regmap.h>
23#include <linux/mfd/axp20x.h>
24#include <linux/regulator/driver.h>
25#include <linux/regulator/of_regulator.h>
26
27#define AXP20X_IO_ENABLED 0x03
28#define AXP20X_IO_DISABLED 0x07
29
3cb99e2e
CYT
30#define AXP22X_IO_ENABLED 0x03
31#define AXP22X_IO_DISABLED 0x04
1b82b4e4 32
dfe7a1b0
CC
33#define AXP20X_WORKMODE_DCDC2_MASK BIT(2)
34#define AXP20X_WORKMODE_DCDC3_MASK BIT(1)
1b82b4e4 35#define AXP22X_WORKMODE_DCDCX_MASK(x) BIT(x)
dfe7a1b0
CC
36
37#define AXP20X_FREQ_DCDC_MASK 0x0f
38
866bd951
BB
39#define AXP_DESC_IO(_family, _id, _match, _supply, _min, _max, _step, _vreg, \
40 _vmask, _ereg, _emask, _enable_val, _disable_val) \
41 [_family##_##_id] = { \
e0bbb38c 42 .name = (_match), \
dfe7a1b0 43 .supply_name = (_supply), \
880fe82d
CYT
44 .of_match = of_match_ptr(_match), \
45 .regulators_node = of_match_ptr("regulators"), \
dfe7a1b0 46 .type = REGULATOR_VOLTAGE, \
866bd951 47 .id = _family##_##_id, \
dfe7a1b0
CC
48 .n_voltages = (((_max) - (_min)) / (_step) + 1), \
49 .owner = THIS_MODULE, \
50 .min_uV = (_min) * 1000, \
51 .uV_step = (_step) * 1000, \
52 .vsel_reg = (_vreg), \
53 .vsel_mask = (_vmask), \
54 .enable_reg = (_ereg), \
55 .enable_mask = (_emask), \
56 .enable_val = (_enable_val), \
57 .disable_val = (_disable_val), \
58 .ops = &axp20x_ops, \
59 }
60
866bd951
BB
61#define AXP_DESC(_family, _id, _match, _supply, _min, _max, _step, _vreg, \
62 _vmask, _ereg, _emask) \
63 [_family##_##_id] = { \
e0bbb38c 64 .name = (_match), \
dfe7a1b0 65 .supply_name = (_supply), \
880fe82d
CYT
66 .of_match = of_match_ptr(_match), \
67 .regulators_node = of_match_ptr("regulators"), \
dfe7a1b0 68 .type = REGULATOR_VOLTAGE, \
866bd951 69 .id = _family##_##_id, \
dfe7a1b0
CC
70 .n_voltages = (((_max) - (_min)) / (_step) + 1), \
71 .owner = THIS_MODULE, \
72 .min_uV = (_min) * 1000, \
73 .uV_step = (_step) * 1000, \
74 .vsel_reg = (_vreg), \
75 .vsel_mask = (_vmask), \
76 .enable_reg = (_ereg), \
77 .enable_mask = (_emask), \
78 .ops = &axp20x_ops, \
79 }
80
94c39041 81#define AXP_DESC_SW(_family, _id, _match, _supply, _ereg, _emask) \
1b82b4e4 82 [_family##_##_id] = { \
e0bbb38c 83 .name = (_match), \
1b82b4e4
BB
84 .supply_name = (_supply), \
85 .of_match = of_match_ptr(_match), \
86 .regulators_node = of_match_ptr("regulators"), \
87 .type = REGULATOR_VOLTAGE, \
88 .id = _family##_##_id, \
1b82b4e4 89 .owner = THIS_MODULE, \
1b82b4e4
BB
90 .enable_reg = (_ereg), \
91 .enable_mask = (_emask), \
92 .ops = &axp20x_ops_sw, \
93 }
94
866bd951
BB
95#define AXP_DESC_FIXED(_family, _id, _match, _supply, _volt) \
96 [_family##_##_id] = { \
e0bbb38c 97 .name = (_match), \
dfe7a1b0 98 .supply_name = (_supply), \
880fe82d
CYT
99 .of_match = of_match_ptr(_match), \
100 .regulators_node = of_match_ptr("regulators"), \
dfe7a1b0 101 .type = REGULATOR_VOLTAGE, \
866bd951 102 .id = _family##_##_id, \
dfe7a1b0
CC
103 .n_voltages = 1, \
104 .owner = THIS_MODULE, \
105 .min_uV = (_volt) * 1000, \
106 .ops = &axp20x_ops_fixed \
107 }
108
13d57e64
CYT
109#define AXP_DESC_RANGES(_family, _id, _match, _supply, _ranges, _n_voltages, \
110 _vreg, _vmask, _ereg, _emask) \
866bd951 111 [_family##_##_id] = { \
e0bbb38c 112 .name = (_match), \
dfe7a1b0 113 .supply_name = (_supply), \
880fe82d
CYT
114 .of_match = of_match_ptr(_match), \
115 .regulators_node = of_match_ptr("regulators"), \
dfe7a1b0 116 .type = REGULATOR_VOLTAGE, \
866bd951 117 .id = _family##_##_id, \
13d57e64 118 .n_voltages = (_n_voltages), \
dfe7a1b0
CC
119 .owner = THIS_MODULE, \
120 .vsel_reg = (_vreg), \
121 .vsel_mask = (_vmask), \
122 .enable_reg = (_ereg), \
123 .enable_mask = (_emask), \
13d57e64
CYT
124 .linear_ranges = (_ranges), \
125 .n_linear_ranges = ARRAY_SIZE(_ranges), \
126 .ops = &axp20x_ops_range, \
dfe7a1b0
CC
127 }
128
dfe7a1b0
CC
129static struct regulator_ops axp20x_ops_fixed = {
130 .list_voltage = regulator_list_voltage_linear,
131};
132
13d57e64 133static struct regulator_ops axp20x_ops_range = {
dfe7a1b0
CC
134 .set_voltage_sel = regulator_set_voltage_sel_regmap,
135 .get_voltage_sel = regulator_get_voltage_sel_regmap,
13d57e64 136 .list_voltage = regulator_list_voltage_linear_range,
dfe7a1b0
CC
137 .enable = regulator_enable_regmap,
138 .disable = regulator_disable_regmap,
139 .is_enabled = regulator_is_enabled_regmap,
140};
141
142static struct regulator_ops axp20x_ops = {
143 .set_voltage_sel = regulator_set_voltage_sel_regmap,
144 .get_voltage_sel = regulator_get_voltage_sel_regmap,
145 .list_voltage = regulator_list_voltage_linear,
146 .enable = regulator_enable_regmap,
147 .disable = regulator_disable_regmap,
148 .is_enabled = regulator_is_enabled_regmap,
149};
150
1b82b4e4 151static struct regulator_ops axp20x_ops_sw = {
1b82b4e4
BB
152 .enable = regulator_enable_regmap,
153 .disable = regulator_disable_regmap,
154 .is_enabled = regulator_is_enabled_regmap,
155};
156
13d57e64
CYT
157static const struct regulator_linear_range axp20x_ldo4_ranges[] = {
158 REGULATOR_LINEAR_RANGE(1250000, 0x0, 0x0, 0),
159 REGULATOR_LINEAR_RANGE(1300000, 0x1, 0x8, 100000),
8d4d5c3a
MR
160 REGULATOR_LINEAR_RANGE(2500000, 0x9, 0x9, 0),
161 REGULATOR_LINEAR_RANGE(2700000, 0xa, 0xb, 100000),
162 REGULATOR_LINEAR_RANGE(3000000, 0xc, 0xf, 100000),
13d57e64
CYT
163};
164
dfe7a1b0 165static const struct regulator_desc axp20x_regulators[] = {
866bd951
BB
166 AXP_DESC(AXP20X, DCDC2, "dcdc2", "vin2", 700, 2275, 25,
167 AXP20X_DCDC2_V_OUT, 0x3f, AXP20X_PWR_OUT_CTRL, 0x10),
168 AXP_DESC(AXP20X, DCDC3, "dcdc3", "vin3", 700, 3500, 25,
169 AXP20X_DCDC3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x02),
170 AXP_DESC_FIXED(AXP20X, LDO1, "ldo1", "acin", 1300),
171 AXP_DESC(AXP20X, LDO2, "ldo2", "ldo24in", 1800, 3300, 100,
172 AXP20X_LDO24_V_OUT, 0xf0, AXP20X_PWR_OUT_CTRL, 0x04),
173 AXP_DESC(AXP20X, LDO3, "ldo3", "ldo3in", 700, 3500, 25,
174 AXP20X_LDO3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x40),
13d57e64
CYT
175 AXP_DESC_RANGES(AXP20X, LDO4, "ldo4", "ldo24in", axp20x_ldo4_ranges,
176 16, AXP20X_LDO24_V_OUT, 0x0f, AXP20X_PWR_OUT_CTRL,
177 0x08),
866bd951
BB
178 AXP_DESC_IO(AXP20X, LDO5, "ldo5", "ldo5in", 1800, 3300, 100,
179 AXP20X_LDO5_V_OUT, 0xf0, AXP20X_GPIO0_CTRL, 0x07,
180 AXP20X_IO_ENABLED, AXP20X_IO_DISABLED),
dfe7a1b0
CC
181};
182
1b82b4e4
BB
183static const struct regulator_desc axp22x_regulators[] = {
184 AXP_DESC(AXP22X, DCDC1, "dcdc1", "vin1", 1600, 3400, 100,
185 AXP22X_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(1)),
186 AXP_DESC(AXP22X, DCDC2, "dcdc2", "vin2", 600, 1540, 20,
187 AXP22X_DCDC2_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(2)),
188 AXP_DESC(AXP22X, DCDC3, "dcdc3", "vin3", 600, 1860, 20,
189 AXP22X_DCDC3_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(3)),
190 AXP_DESC(AXP22X, DCDC4, "dcdc4", "vin4", 600, 1540, 20,
6b3600b4 191 AXP22X_DCDC4_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(4)),
1b82b4e4 192 AXP_DESC(AXP22X, DCDC5, "dcdc5", "vin5", 1000, 2550, 50,
6b3600b4 193 AXP22X_DCDC5_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(5)),
1b82b4e4 194 /* secondary switchable output of DCDC1 */
94c39041
CYT
195 AXP_DESC_SW(AXP22X, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2,
196 BIT(7)),
1b82b4e4 197 /* LDO regulator internally chained to DCDC5 */
7118f19c 198 AXP_DESC(AXP22X, DC5LDO, "dc5ldo", NULL, 700, 1400, 100,
1b82b4e4
BB
199 AXP22X_DC5LDO_V_OUT, 0x7, AXP22X_PWR_OUT_CTRL1, BIT(0)),
200 AXP_DESC(AXP22X, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
201 AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(6)),
202 AXP_DESC(AXP22X, ALDO2, "aldo2", "aldoin", 700, 3300, 100,
203 AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(7)),
204 AXP_DESC(AXP22X, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
205 AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)),
206 AXP_DESC(AXP22X, DLDO1, "dldo1", "dldoin", 700, 3300, 100,
207 AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)),
208 AXP_DESC(AXP22X, DLDO2, "dldo2", "dldoin", 700, 3300, 100,
209 AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(4)),
210 AXP_DESC(AXP22X, DLDO3, "dldo3", "dldoin", 700, 3300, 100,
211 AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)),
212 AXP_DESC(AXP22X, DLDO4, "dldo4", "dldoin", 700, 3300, 100,
213 AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)),
214 AXP_DESC(AXP22X, ELDO1, "eldo1", "eldoin", 700, 3300, 100,
215 AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)),
216 AXP_DESC(AXP22X, ELDO2, "eldo2", "eldoin", 700, 3300, 100,
217 AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)),
218 AXP_DESC(AXP22X, ELDO3, "eldo3", "eldoin", 700, 3300, 100,
219 AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)),
a2262e5a 220 AXP_DESC_IO(AXP22X, LDO_IO0, "ldo_io0", "ips", 700, 3300, 100,
1b82b4e4
BB
221 AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07,
222 AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
a2262e5a 223 AXP_DESC_IO(AXP22X, LDO_IO1, "ldo_io1", "ips", 700, 3300, 100,
1b82b4e4
BB
224 AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07,
225 AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
226 AXP_DESC_FIXED(AXP22X, RTC_LDO, "rtc_ldo", "ips", 3000),
227};
228
dfe7a1b0
CC
229static int axp20x_set_dcdc_freq(struct platform_device *pdev, u32 dcdcfreq)
230{
231 struct axp20x_dev *axp20x = dev_get_drvdata(pdev->dev.parent);
866bd951
BB
232 u32 min, max, def, step;
233
234 switch (axp20x->variant) {
235 case AXP202_ID:
236 case AXP209_ID:
237 min = 750;
238 max = 1875;
239 def = 1500;
240 step = 75;
241 break;
1b82b4e4 242 case AXP221_ID:
04e0981c 243 case AXP223_ID:
1b82b4e4
BB
244 min = 1800;
245 max = 4050;
246 def = 3000;
247 step = 150;
248 break;
866bd951
BB
249 default:
250 dev_err(&pdev->dev,
251 "Setting DCDC frequency for unsupported AXP variant\n");
252 return -EINVAL;
253 }
254
255 if (dcdcfreq == 0)
256 dcdcfreq = def;
dfe7a1b0 257
866bd951
BB
258 if (dcdcfreq < min) {
259 dcdcfreq = min;
260 dev_warn(&pdev->dev, "DCDC frequency too low. Set to %ukHz\n",
261 min);
dfe7a1b0
CC
262 }
263
866bd951
BB
264 if (dcdcfreq > max) {
265 dcdcfreq = max;
266 dev_warn(&pdev->dev, "DCDC frequency too high. Set to %ukHz\n",
267 max);
dfe7a1b0
CC
268 }
269
866bd951 270 dcdcfreq = (dcdcfreq - min) / step;
dfe7a1b0
CC
271
272 return regmap_update_bits(axp20x->regmap, AXP20X_DCDC_FREQ,
273 AXP20X_FREQ_DCDC_MASK, dcdcfreq);
274}
275
276static int axp20x_regulator_parse_dt(struct platform_device *pdev)
277{
278 struct device_node *np, *regulators;
279 int ret;
866bd951 280 u32 dcdcfreq = 0;
dfe7a1b0
CC
281
282 np = of_node_get(pdev->dev.parent->of_node);
283 if (!np)
284 return 0;
285
a6016c52 286 regulators = of_get_child_by_name(np, "regulators");
dfe7a1b0
CC
287 if (!regulators) {
288 dev_warn(&pdev->dev, "regulators node not found\n");
289 } else {
dfe7a1b0
CC
290 of_property_read_u32(regulators, "x-powers,dcdc-freq", &dcdcfreq);
291 ret = axp20x_set_dcdc_freq(pdev, dcdcfreq);
292 if (ret < 0) {
293 dev_err(&pdev->dev, "Error setting dcdc frequency: %d\n", ret);
294 return ret;
295 }
296
297 of_node_put(regulators);
298 }
299
300 return 0;
301}
302
303static int axp20x_set_dcdc_workmode(struct regulator_dev *rdev, int id, u32 workmode)
304{
866bd951
BB
305 struct axp20x_dev *axp20x = rdev_get_drvdata(rdev);
306 unsigned int mask;
dfe7a1b0 307
866bd951
BB
308 switch (axp20x->variant) {
309 case AXP202_ID:
310 case AXP209_ID:
311 if ((id != AXP20X_DCDC2) && (id != AXP20X_DCDC3))
312 return -EINVAL;
313
314 mask = AXP20X_WORKMODE_DCDC2_MASK;
315 if (id == AXP20X_DCDC3)
316 mask = AXP20X_WORKMODE_DCDC3_MASK;
dfe7a1b0 317
866bd951
BB
318 workmode <<= ffs(mask) - 1;
319 break;
dfe7a1b0 320
1b82b4e4 321 case AXP221_ID:
04e0981c 322 case AXP223_ID:
1b82b4e4
BB
323 if (id < AXP22X_DCDC1 || id > AXP22X_DCDC5)
324 return -EINVAL;
325
326 mask = AXP22X_WORKMODE_DCDCX_MASK(id - AXP22X_DCDC1);
327 workmode <<= id - AXP22X_DCDC1;
328 break;
329
866bd951
BB
330 default:
331 /* should not happen */
332 WARN_ON(1);
333 return -EINVAL;
334 }
dfe7a1b0
CC
335
336 return regmap_update_bits(rdev->regmap, AXP20X_DCDC_MODE, mask, workmode);
337}
338
339static int axp20x_regulator_probe(struct platform_device *pdev)
340{
341 struct regulator_dev *rdev;
342 struct axp20x_dev *axp20x = dev_get_drvdata(pdev->dev.parent);
866bd951 343 const struct regulator_desc *regulators;
765e8023
CYT
344 struct regulator_config config = {
345 .dev = pdev->dev.parent,
346 .regmap = axp20x->regmap,
866bd951 347 .driver_data = axp20x,
765e8023 348 };
866bd951 349 int ret, i, nregulators;
dfe7a1b0 350 u32 workmode;
7118f19c
CYT
351 const char *axp22x_dc1_name = axp22x_regulators[AXP22X_DCDC1].name;
352 const char *axp22x_dc5_name = axp22x_regulators[AXP22X_DCDC5].name;
dfe7a1b0 353
866bd951
BB
354 switch (axp20x->variant) {
355 case AXP202_ID:
356 case AXP209_ID:
357 regulators = axp20x_regulators;
358 nregulators = AXP20X_REG_ID_MAX;
359 break;
1b82b4e4 360 case AXP221_ID:
04e0981c 361 case AXP223_ID:
1b82b4e4
BB
362 regulators = axp22x_regulators;
363 nregulators = AXP22X_REG_ID_MAX;
364 break;
866bd951
BB
365 default:
366 dev_err(&pdev->dev, "Unsupported AXP variant: %ld\n",
367 axp20x->variant);
368 return -EINVAL;
369 }
370
765e8023
CYT
371 /* This only sets the dcdc freq. Ignore any errors */
372 axp20x_regulator_parse_dt(pdev);
dfe7a1b0 373
866bd951 374 for (i = 0; i < nregulators; i++) {
7118f19c
CYT
375 const struct regulator_desc *desc = &regulators[i];
376 struct regulator_desc *new_desc;
377
378 /*
379 * Regulators DC1SW and DC5LDO are connected internally,
380 * so we have to handle their supply names separately.
381 *
382 * We always register the regulators in proper sequence,
383 * so the supply names are correctly read. See the last
384 * part of this loop to see where we save the DT defined
385 * name.
386 */
387 if (regulators == axp22x_regulators) {
388 if (i == AXP22X_DC1SW) {
389 new_desc = devm_kzalloc(&pdev->dev,
390 sizeof(*desc),
391 GFP_KERNEL);
392 *new_desc = regulators[i];
393 new_desc->supply_name = axp22x_dc1_name;
394 desc = new_desc;
395 } else if (i == AXP22X_DC5LDO) {
396 new_desc = devm_kzalloc(&pdev->dev,
397 sizeof(*desc),
398 GFP_KERNEL);
399 *new_desc = regulators[i];
400 new_desc->supply_name = axp22x_dc5_name;
401 desc = new_desc;
402 }
403 }
404
405 rdev = devm_regulator_register(&pdev->dev, desc, &config);
dfe7a1b0
CC
406 if (IS_ERR(rdev)) {
407 dev_err(&pdev->dev, "Failed to register %s\n",
866bd951 408 regulators[i].name);
dfe7a1b0
CC
409
410 return PTR_ERR(rdev);
411 }
412
765e8023
CYT
413 ret = of_property_read_u32(rdev->dev.of_node,
414 "x-powers,dcdc-workmode",
dfe7a1b0
CC
415 &workmode);
416 if (!ret) {
417 if (axp20x_set_dcdc_workmode(rdev, i, workmode))
418 dev_err(&pdev->dev, "Failed to set workmode on %s\n",
866bd951 419 rdev->desc->name);
dfe7a1b0 420 }
7118f19c
CYT
421
422 /*
423 * Save AXP22X DCDC1 / DCDC5 regulator names for later.
424 */
425 if (regulators == axp22x_regulators) {
426 /* Can we use rdev->constraints->name instead? */
427 if (i == AXP22X_DCDC1)
428 of_property_read_string(rdev->dev.of_node,
429 "regulator-name",
430 &axp22x_dc1_name);
431 else if (i == AXP22X_DCDC5)
432 of_property_read_string(rdev->dev.of_node,
433 "regulator-name",
434 &axp22x_dc5_name);
435 }
dfe7a1b0
CC
436 }
437
438 return 0;
439}
440
441static struct platform_driver axp20x_regulator_driver = {
442 .probe = axp20x_regulator_probe,
443 .driver = {
444 .name = "axp20x-regulator",
dfe7a1b0
CC
445 },
446};
447
448module_platform_driver(axp20x_regulator_driver);
449
450MODULE_LICENSE("GPL v2");
451MODULE_AUTHOR("Carlo Caione <carlo@caione.org>");
452MODULE_DESCRIPTION("Regulator Driver for AXP20X PMIC");
d4ea7d86 453MODULE_ALIAS("platform:axp20x-regulator");