Commit | Line | Data |
---|---|---|
dfe7a1b0 CC |
1 | /* |
2 | * AXP20x regulators driver. | |
3 | * | |
4 | * Copyright (C) 2013 Carlo Caione <carlo@caione.org> | |
5 | * | |
6 | * This file is subject to the terms and conditions of the GNU General | |
7 | * Public License. See the file "COPYING" in the main directory of this | |
8 | * archive for more details. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | */ | |
15 | ||
16 | #include <linux/err.h> | |
17 | #include <linux/init.h> | |
18 | #include <linux/module.h> | |
19 | #include <linux/of.h> | |
20 | #include <linux/of_device.h> | |
21 | #include <linux/platform_device.h> | |
22 | #include <linux/regmap.h> | |
23 | #include <linux/mfd/axp20x.h> | |
24 | #include <linux/regulator/driver.h> | |
25 | #include <linux/regulator/of_regulator.h> | |
26 | ||
27 | #define AXP20X_IO_ENABLED 0x03 | |
28 | #define AXP20X_IO_DISABLED 0x07 | |
29 | ||
3cb99e2e CYT |
30 | #define AXP22X_IO_ENABLED 0x03 |
31 | #define AXP22X_IO_DISABLED 0x04 | |
1b82b4e4 | 32 | |
dfe7a1b0 CC |
33 | #define AXP20X_WORKMODE_DCDC2_MASK BIT(2) |
34 | #define AXP20X_WORKMODE_DCDC3_MASK BIT(1) | |
1b82b4e4 | 35 | #define AXP22X_WORKMODE_DCDCX_MASK(x) BIT(x) |
dfe7a1b0 CC |
36 | |
37 | #define AXP20X_FREQ_DCDC_MASK 0x0f | |
38 | ||
636e2a39 HG |
39 | #define AXP22X_MISC_N_VBUSEN_FUNC BIT(4) |
40 | ||
866bd951 BB |
41 | #define AXP_DESC_IO(_family, _id, _match, _supply, _min, _max, _step, _vreg, \ |
42 | _vmask, _ereg, _emask, _enable_val, _disable_val) \ | |
43 | [_family##_##_id] = { \ | |
e0bbb38c | 44 | .name = (_match), \ |
dfe7a1b0 | 45 | .supply_name = (_supply), \ |
880fe82d CYT |
46 | .of_match = of_match_ptr(_match), \ |
47 | .regulators_node = of_match_ptr("regulators"), \ | |
dfe7a1b0 | 48 | .type = REGULATOR_VOLTAGE, \ |
866bd951 | 49 | .id = _family##_##_id, \ |
dfe7a1b0 CC |
50 | .n_voltages = (((_max) - (_min)) / (_step) + 1), \ |
51 | .owner = THIS_MODULE, \ | |
52 | .min_uV = (_min) * 1000, \ | |
53 | .uV_step = (_step) * 1000, \ | |
54 | .vsel_reg = (_vreg), \ | |
55 | .vsel_mask = (_vmask), \ | |
56 | .enable_reg = (_ereg), \ | |
57 | .enable_mask = (_emask), \ | |
58 | .enable_val = (_enable_val), \ | |
59 | .disable_val = (_disable_val), \ | |
60 | .ops = &axp20x_ops, \ | |
61 | } | |
62 | ||
866bd951 BB |
63 | #define AXP_DESC(_family, _id, _match, _supply, _min, _max, _step, _vreg, \ |
64 | _vmask, _ereg, _emask) \ | |
65 | [_family##_##_id] = { \ | |
e0bbb38c | 66 | .name = (_match), \ |
dfe7a1b0 | 67 | .supply_name = (_supply), \ |
880fe82d CYT |
68 | .of_match = of_match_ptr(_match), \ |
69 | .regulators_node = of_match_ptr("regulators"), \ | |
dfe7a1b0 | 70 | .type = REGULATOR_VOLTAGE, \ |
866bd951 | 71 | .id = _family##_##_id, \ |
dfe7a1b0 CC |
72 | .n_voltages = (((_max) - (_min)) / (_step) + 1), \ |
73 | .owner = THIS_MODULE, \ | |
74 | .min_uV = (_min) * 1000, \ | |
75 | .uV_step = (_step) * 1000, \ | |
76 | .vsel_reg = (_vreg), \ | |
77 | .vsel_mask = (_vmask), \ | |
78 | .enable_reg = (_ereg), \ | |
79 | .enable_mask = (_emask), \ | |
80 | .ops = &axp20x_ops, \ | |
81 | } | |
82 | ||
94c39041 | 83 | #define AXP_DESC_SW(_family, _id, _match, _supply, _ereg, _emask) \ |
1b82b4e4 | 84 | [_family##_##_id] = { \ |
e0bbb38c | 85 | .name = (_match), \ |
1b82b4e4 BB |
86 | .supply_name = (_supply), \ |
87 | .of_match = of_match_ptr(_match), \ | |
88 | .regulators_node = of_match_ptr("regulators"), \ | |
89 | .type = REGULATOR_VOLTAGE, \ | |
90 | .id = _family##_##_id, \ | |
1b82b4e4 | 91 | .owner = THIS_MODULE, \ |
1b82b4e4 BB |
92 | .enable_reg = (_ereg), \ |
93 | .enable_mask = (_emask), \ | |
94 | .ops = &axp20x_ops_sw, \ | |
95 | } | |
96 | ||
866bd951 BB |
97 | #define AXP_DESC_FIXED(_family, _id, _match, _supply, _volt) \ |
98 | [_family##_##_id] = { \ | |
e0bbb38c | 99 | .name = (_match), \ |
dfe7a1b0 | 100 | .supply_name = (_supply), \ |
880fe82d CYT |
101 | .of_match = of_match_ptr(_match), \ |
102 | .regulators_node = of_match_ptr("regulators"), \ | |
dfe7a1b0 | 103 | .type = REGULATOR_VOLTAGE, \ |
866bd951 | 104 | .id = _family##_##_id, \ |
dfe7a1b0 CC |
105 | .n_voltages = 1, \ |
106 | .owner = THIS_MODULE, \ | |
107 | .min_uV = (_volt) * 1000, \ | |
108 | .ops = &axp20x_ops_fixed \ | |
109 | } | |
110 | ||
13d57e64 CYT |
111 | #define AXP_DESC_RANGES(_family, _id, _match, _supply, _ranges, _n_voltages, \ |
112 | _vreg, _vmask, _ereg, _emask) \ | |
866bd951 | 113 | [_family##_##_id] = { \ |
e0bbb38c | 114 | .name = (_match), \ |
dfe7a1b0 | 115 | .supply_name = (_supply), \ |
880fe82d CYT |
116 | .of_match = of_match_ptr(_match), \ |
117 | .regulators_node = of_match_ptr("regulators"), \ | |
dfe7a1b0 | 118 | .type = REGULATOR_VOLTAGE, \ |
866bd951 | 119 | .id = _family##_##_id, \ |
13d57e64 | 120 | .n_voltages = (_n_voltages), \ |
dfe7a1b0 CC |
121 | .owner = THIS_MODULE, \ |
122 | .vsel_reg = (_vreg), \ | |
123 | .vsel_mask = (_vmask), \ | |
124 | .enable_reg = (_ereg), \ | |
125 | .enable_mask = (_emask), \ | |
13d57e64 CYT |
126 | .linear_ranges = (_ranges), \ |
127 | .n_linear_ranges = ARRAY_SIZE(_ranges), \ | |
128 | .ops = &axp20x_ops_range, \ | |
dfe7a1b0 CC |
129 | } |
130 | ||
ef306e44 | 131 | static const struct regulator_ops axp20x_ops_fixed = { |
dfe7a1b0 CC |
132 | .list_voltage = regulator_list_voltage_linear, |
133 | }; | |
134 | ||
ef306e44 | 135 | static const struct regulator_ops axp20x_ops_range = { |
dfe7a1b0 CC |
136 | .set_voltage_sel = regulator_set_voltage_sel_regmap, |
137 | .get_voltage_sel = regulator_get_voltage_sel_regmap, | |
13d57e64 | 138 | .list_voltage = regulator_list_voltage_linear_range, |
dfe7a1b0 CC |
139 | .enable = regulator_enable_regmap, |
140 | .disable = regulator_disable_regmap, | |
141 | .is_enabled = regulator_is_enabled_regmap, | |
142 | }; | |
143 | ||
ef306e44 | 144 | static const struct regulator_ops axp20x_ops = { |
dfe7a1b0 CC |
145 | .set_voltage_sel = regulator_set_voltage_sel_regmap, |
146 | .get_voltage_sel = regulator_get_voltage_sel_regmap, | |
147 | .list_voltage = regulator_list_voltage_linear, | |
148 | .enable = regulator_enable_regmap, | |
149 | .disable = regulator_disable_regmap, | |
150 | .is_enabled = regulator_is_enabled_regmap, | |
151 | }; | |
152 | ||
ef306e44 | 153 | static const struct regulator_ops axp20x_ops_sw = { |
1b82b4e4 BB |
154 | .enable = regulator_enable_regmap, |
155 | .disable = regulator_disable_regmap, | |
156 | .is_enabled = regulator_is_enabled_regmap, | |
157 | }; | |
158 | ||
13d57e64 CYT |
159 | static const struct regulator_linear_range axp20x_ldo4_ranges[] = { |
160 | REGULATOR_LINEAR_RANGE(1250000, 0x0, 0x0, 0), | |
161 | REGULATOR_LINEAR_RANGE(1300000, 0x1, 0x8, 100000), | |
8d4d5c3a MR |
162 | REGULATOR_LINEAR_RANGE(2500000, 0x9, 0x9, 0), |
163 | REGULATOR_LINEAR_RANGE(2700000, 0xa, 0xb, 100000), | |
164 | REGULATOR_LINEAR_RANGE(3000000, 0xc, 0xf, 100000), | |
13d57e64 CYT |
165 | }; |
166 | ||
dfe7a1b0 | 167 | static const struct regulator_desc axp20x_regulators[] = { |
866bd951 BB |
168 | AXP_DESC(AXP20X, DCDC2, "dcdc2", "vin2", 700, 2275, 25, |
169 | AXP20X_DCDC2_V_OUT, 0x3f, AXP20X_PWR_OUT_CTRL, 0x10), | |
170 | AXP_DESC(AXP20X, DCDC3, "dcdc3", "vin3", 700, 3500, 25, | |
171 | AXP20X_DCDC3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x02), | |
172 | AXP_DESC_FIXED(AXP20X, LDO1, "ldo1", "acin", 1300), | |
173 | AXP_DESC(AXP20X, LDO2, "ldo2", "ldo24in", 1800, 3300, 100, | |
174 | AXP20X_LDO24_V_OUT, 0xf0, AXP20X_PWR_OUT_CTRL, 0x04), | |
175 | AXP_DESC(AXP20X, LDO3, "ldo3", "ldo3in", 700, 3500, 25, | |
176 | AXP20X_LDO3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x40), | |
13d57e64 CYT |
177 | AXP_DESC_RANGES(AXP20X, LDO4, "ldo4", "ldo24in", axp20x_ldo4_ranges, |
178 | 16, AXP20X_LDO24_V_OUT, 0x0f, AXP20X_PWR_OUT_CTRL, | |
179 | 0x08), | |
866bd951 BB |
180 | AXP_DESC_IO(AXP20X, LDO5, "ldo5", "ldo5in", 1800, 3300, 100, |
181 | AXP20X_LDO5_V_OUT, 0xf0, AXP20X_GPIO0_CTRL, 0x07, | |
182 | AXP20X_IO_ENABLED, AXP20X_IO_DISABLED), | |
dfe7a1b0 CC |
183 | }; |
184 | ||
1b82b4e4 BB |
185 | static const struct regulator_desc axp22x_regulators[] = { |
186 | AXP_DESC(AXP22X, DCDC1, "dcdc1", "vin1", 1600, 3400, 100, | |
187 | AXP22X_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(1)), | |
188 | AXP_DESC(AXP22X, DCDC2, "dcdc2", "vin2", 600, 1540, 20, | |
189 | AXP22X_DCDC2_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(2)), | |
190 | AXP_DESC(AXP22X, DCDC3, "dcdc3", "vin3", 600, 1860, 20, | |
191 | AXP22X_DCDC3_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(3)), | |
192 | AXP_DESC(AXP22X, DCDC4, "dcdc4", "vin4", 600, 1540, 20, | |
6b3600b4 | 193 | AXP22X_DCDC4_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(4)), |
1b82b4e4 | 194 | AXP_DESC(AXP22X, DCDC5, "dcdc5", "vin5", 1000, 2550, 50, |
6b3600b4 | 195 | AXP22X_DCDC5_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(5)), |
1b82b4e4 | 196 | /* secondary switchable output of DCDC1 */ |
94c39041 CYT |
197 | AXP_DESC_SW(AXP22X, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2, |
198 | BIT(7)), | |
1b82b4e4 | 199 | /* LDO regulator internally chained to DCDC5 */ |
7118f19c | 200 | AXP_DESC(AXP22X, DC5LDO, "dc5ldo", NULL, 700, 1400, 100, |
1b82b4e4 BB |
201 | AXP22X_DC5LDO_V_OUT, 0x7, AXP22X_PWR_OUT_CTRL1, BIT(0)), |
202 | AXP_DESC(AXP22X, ALDO1, "aldo1", "aldoin", 700, 3300, 100, | |
203 | AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(6)), | |
204 | AXP_DESC(AXP22X, ALDO2, "aldo2", "aldoin", 700, 3300, 100, | |
205 | AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(7)), | |
206 | AXP_DESC(AXP22X, ALDO3, "aldo3", "aldoin", 700, 3300, 100, | |
207 | AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)), | |
208 | AXP_DESC(AXP22X, DLDO1, "dldo1", "dldoin", 700, 3300, 100, | |
209 | AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)), | |
210 | AXP_DESC(AXP22X, DLDO2, "dldo2", "dldoin", 700, 3300, 100, | |
211 | AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(4)), | |
212 | AXP_DESC(AXP22X, DLDO3, "dldo3", "dldoin", 700, 3300, 100, | |
213 | AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)), | |
214 | AXP_DESC(AXP22X, DLDO4, "dldo4", "dldoin", 700, 3300, 100, | |
215 | AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)), | |
216 | AXP_DESC(AXP22X, ELDO1, "eldo1", "eldoin", 700, 3300, 100, | |
217 | AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)), | |
218 | AXP_DESC(AXP22X, ELDO2, "eldo2", "eldoin", 700, 3300, 100, | |
219 | AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)), | |
220 | AXP_DESC(AXP22X, ELDO3, "eldo3", "eldoin", 700, 3300, 100, | |
221 | AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)), | |
f40d4896 HG |
222 | /* Note the datasheet only guarantees reliable operation up to |
223 | * 3.3V, this needs to be enforced via dts provided constraints */ | |
224 | AXP_DESC_IO(AXP22X, LDO_IO0, "ldo_io0", "ips", 700, 3800, 100, | |
1b82b4e4 BB |
225 | AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07, |
226 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
f40d4896 HG |
227 | /* Note the datasheet only guarantees reliable operation up to |
228 | * 3.3V, this needs to be enforced via dts provided constraints */ | |
229 | AXP_DESC_IO(AXP22X, LDO_IO1, "ldo_io1", "ips", 700, 3800, 100, | |
1b82b4e4 BB |
230 | AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07, |
231 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
232 | AXP_DESC_FIXED(AXP22X, RTC_LDO, "rtc_ldo", "ips", 3000), | |
233 | }; | |
234 | ||
636e2a39 HG |
235 | static const struct regulator_desc axp22x_drivevbus_regulator = { |
236 | .name = "drivevbus", | |
237 | .supply_name = "drivevbus", | |
238 | .of_match = of_match_ptr("drivevbus"), | |
239 | .regulators_node = of_match_ptr("regulators"), | |
240 | .type = REGULATOR_VOLTAGE, | |
241 | .owner = THIS_MODULE, | |
242 | .enable_reg = AXP20X_VBUS_IPSOUT_MGMT, | |
243 | .enable_mask = BIT(2), | |
244 | .ops = &axp20x_ops_sw, | |
245 | }; | |
246 | ||
d81851c1 | 247 | /* DCDC ranges shared with AXP813 */ |
1dbe0ccb IZ |
248 | static const struct regulator_linear_range axp803_dcdc234_ranges[] = { |
249 | REGULATOR_LINEAR_RANGE(500000, 0x0, 0x46, 10000), | |
250 | REGULATOR_LINEAR_RANGE(1220000, 0x47, 0x4b, 20000), | |
251 | }; | |
252 | ||
253 | static const struct regulator_linear_range axp803_dcdc5_ranges[] = { | |
254 | REGULATOR_LINEAR_RANGE(800000, 0x0, 0x20, 10000), | |
255 | REGULATOR_LINEAR_RANGE(1140000, 0x21, 0x44, 20000), | |
256 | }; | |
257 | ||
258 | static const struct regulator_linear_range axp803_dcdc6_ranges[] = { | |
259 | REGULATOR_LINEAR_RANGE(600000, 0x0, 0x32, 10000), | |
260 | REGULATOR_LINEAR_RANGE(1120000, 0x33, 0x47, 20000), | |
261 | }; | |
262 | ||
263 | /* AXP806's CLDO2 and AXP809's DLDO1 shares the same range */ | |
264 | static const struct regulator_linear_range axp803_dldo2_ranges[] = { | |
265 | REGULATOR_LINEAR_RANGE(700000, 0x0, 0x1a, 100000), | |
266 | REGULATOR_LINEAR_RANGE(3400000, 0x1b, 0x1f, 200000), | |
267 | }; | |
268 | ||
269 | static const struct regulator_desc axp803_regulators[] = { | |
270 | AXP_DESC(AXP803, DCDC1, "dcdc1", "vin1", 1600, 3400, 100, | |
271 | AXP803_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(0)), | |
272 | AXP_DESC_RANGES(AXP803, DCDC2, "dcdc2", "vin2", axp803_dcdc234_ranges, | |
273 | 76, AXP803_DCDC2_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
274 | BIT(1)), | |
275 | AXP_DESC_RANGES(AXP803, DCDC3, "dcdc3", "vin3", axp803_dcdc234_ranges, | |
276 | 76, AXP803_DCDC3_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
277 | BIT(2)), | |
278 | AXP_DESC_RANGES(AXP803, DCDC4, "dcdc4", "vin4", axp803_dcdc234_ranges, | |
279 | 76, AXP803_DCDC4_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
280 | BIT(3)), | |
281 | AXP_DESC_RANGES(AXP803, DCDC5, "dcdc5", "vin5", axp803_dcdc5_ranges, | |
282 | 68, AXP803_DCDC5_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
283 | BIT(4)), | |
284 | AXP_DESC_RANGES(AXP803, DCDC6, "dcdc6", "vin6", axp803_dcdc6_ranges, | |
285 | 72, AXP803_DCDC6_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
286 | BIT(5)), | |
287 | /* secondary switchable output of DCDC1 */ | |
288 | AXP_DESC_SW(AXP803, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2, | |
289 | BIT(7)), | |
290 | AXP_DESC(AXP803, ALDO1, "aldo1", "aldoin", 700, 3300, 100, | |
291 | AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(5)), | |
292 | AXP_DESC(AXP803, ALDO2, "aldo2", "aldoin", 700, 3300, 100, | |
293 | AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(6)), | |
294 | AXP_DESC(AXP803, ALDO3, "aldo3", "aldoin", 700, 3300, 100, | |
295 | AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)), | |
296 | AXP_DESC(AXP803, DLDO1, "dldo1", "dldoin", 700, 3300, 100, | |
297 | AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)), | |
298 | AXP_DESC_RANGES(AXP803, DLDO2, "dldo2", "dldoin", axp803_dldo2_ranges, | |
299 | 32, AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, | |
300 | BIT(4)), | |
301 | AXP_DESC(AXP803, DLDO3, "dldo3", "dldoin", 700, 3300, 100, | |
302 | AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)), | |
303 | AXP_DESC(AXP803, DLDO4, "dldo4", "dldoin", 700, 3300, 100, | |
304 | AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)), | |
305 | AXP_DESC(AXP803, ELDO1, "eldo1", "eldoin", 700, 1900, 50, | |
306 | AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)), | |
307 | AXP_DESC(AXP803, ELDO2, "eldo2", "eldoin", 700, 1900, 50, | |
308 | AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)), | |
309 | AXP_DESC(AXP803, ELDO3, "eldo3", "eldoin", 700, 1900, 50, | |
310 | AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)), | |
311 | AXP_DESC(AXP803, FLDO1, "fldo1", "fldoin", 700, 1450, 50, | |
312 | AXP803_FLDO1_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(2)), | |
313 | AXP_DESC(AXP803, FLDO2, "fldo2", "fldoin", 700, 1450, 50, | |
314 | AXP803_FLDO2_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(3)), | |
315 | AXP_DESC_IO(AXP803, LDO_IO0, "ldo-io0", "ips", 700, 3300, 100, | |
316 | AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07, | |
317 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
318 | AXP_DESC_IO(AXP803, LDO_IO1, "ldo-io1", "ips", 700, 3300, 100, | |
319 | AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07, | |
320 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
321 | AXP_DESC_FIXED(AXP803, RTC_LDO, "rtc-ldo", "ips", 3000), | |
322 | }; | |
323 | ||
2ca342d3 CYT |
324 | static const struct regulator_linear_range axp806_dcdca_ranges[] = { |
325 | REGULATOR_LINEAR_RANGE(600000, 0x0, 0x32, 10000), | |
326 | REGULATOR_LINEAR_RANGE(1120000, 0x33, 0x47, 20000), | |
a51f9f46 CYT |
327 | }; |
328 | ||
2ca342d3 CYT |
329 | static const struct regulator_linear_range axp806_dcdcd_ranges[] = { |
330 | REGULATOR_LINEAR_RANGE(600000, 0x0, 0x2d, 20000), | |
331 | REGULATOR_LINEAR_RANGE(1600000, 0x2e, 0x3f, 100000), | |
332 | }; | |
333 | ||
2ca342d3 CYT |
334 | static const struct regulator_desc axp806_regulators[] = { |
335 | AXP_DESC_RANGES(AXP806, DCDCA, "dcdca", "vina", axp806_dcdca_ranges, | |
336 | 72, AXP806_DCDCA_V_CTRL, 0x7f, AXP806_PWR_OUT_CTRL1, | |
337 | BIT(0)), | |
338 | AXP_DESC(AXP806, DCDCB, "dcdcb", "vinb", 1000, 2550, 50, | |
339 | AXP806_DCDCB_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(1)), | |
340 | AXP_DESC_RANGES(AXP806, DCDCC, "dcdcc", "vinc", axp806_dcdca_ranges, | |
341 | 72, AXP806_DCDCC_V_CTRL, 0x7f, AXP806_PWR_OUT_CTRL1, | |
342 | BIT(2)), | |
343 | AXP_DESC_RANGES(AXP806, DCDCD, "dcdcd", "vind", axp806_dcdcd_ranges, | |
344 | 64, AXP806_DCDCD_V_CTRL, 0x3f, AXP806_PWR_OUT_CTRL1, | |
345 | BIT(3)), | |
346 | AXP_DESC(AXP806, DCDCE, "dcdce", "vine", 1100, 3400, 100, | |
d0e287a4 | 347 | AXP806_DCDCE_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(4)), |
2ca342d3 CYT |
348 | AXP_DESC(AXP806, ALDO1, "aldo1", "aldoin", 700, 3300, 100, |
349 | AXP806_ALDO1_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(5)), | |
350 | AXP_DESC(AXP806, ALDO2, "aldo2", "aldoin", 700, 3400, 100, | |
351 | AXP806_ALDO2_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(6)), | |
352 | AXP_DESC(AXP806, ALDO3, "aldo3", "aldoin", 700, 3300, 100, | |
353 | AXP806_ALDO3_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(7)), | |
354 | AXP_DESC(AXP806, BLDO1, "bldo1", "bldoin", 700, 1900, 100, | |
355 | AXP806_BLDO1_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(0)), | |
356 | AXP_DESC(AXP806, BLDO2, "bldo2", "bldoin", 700, 1900, 100, | |
357 | AXP806_BLDO2_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(1)), | |
358 | AXP_DESC(AXP806, BLDO3, "bldo3", "bldoin", 700, 1900, 100, | |
359 | AXP806_BLDO3_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(2)), | |
360 | AXP_DESC(AXP806, BLDO4, "bldo4", "bldoin", 700, 1900, 100, | |
361 | AXP806_BLDO4_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(3)), | |
362 | AXP_DESC(AXP806, CLDO1, "cldo1", "cldoin", 700, 3300, 100, | |
363 | AXP806_CLDO1_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2, BIT(4)), | |
1dbe0ccb | 364 | AXP_DESC_RANGES(AXP806, CLDO2, "cldo2", "cldoin", axp803_dldo2_ranges, |
2ca342d3 CYT |
365 | 32, AXP806_CLDO2_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2, |
366 | BIT(5)), | |
367 | AXP_DESC(AXP806, CLDO3, "cldo3", "cldoin", 700, 3300, 100, | |
368 | AXP806_CLDO3_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2, BIT(6)), | |
369 | AXP_DESC_SW(AXP806, SW, "sw", "swin", AXP806_PWR_OUT_CTRL2, BIT(7)), | |
370 | }; | |
371 | ||
372 | static const struct regulator_linear_range axp809_dcdc4_ranges[] = { | |
373 | REGULATOR_LINEAR_RANGE(600000, 0x0, 0x2f, 20000), | |
374 | REGULATOR_LINEAR_RANGE(1800000, 0x30, 0x38, 100000), | |
375 | }; | |
376 | ||
a51f9f46 CYT |
377 | static const struct regulator_desc axp809_regulators[] = { |
378 | AXP_DESC(AXP809, DCDC1, "dcdc1", "vin1", 1600, 3400, 100, | |
379 | AXP22X_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(1)), | |
380 | AXP_DESC(AXP809, DCDC2, "dcdc2", "vin2", 600, 1540, 20, | |
381 | AXP22X_DCDC2_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(2)), | |
382 | AXP_DESC(AXP809, DCDC3, "dcdc3", "vin3", 600, 1860, 20, | |
383 | AXP22X_DCDC3_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(3)), | |
384 | AXP_DESC_RANGES(AXP809, DCDC4, "dcdc4", "vin4", axp809_dcdc4_ranges, | |
385 | 57, AXP22X_DCDC4_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, | |
386 | BIT(4)), | |
387 | AXP_DESC(AXP809, DCDC5, "dcdc5", "vin5", 1000, 2550, 50, | |
388 | AXP22X_DCDC5_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(5)), | |
389 | /* secondary switchable output of DCDC1 */ | |
390 | AXP_DESC_SW(AXP809, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2, | |
391 | BIT(7)), | |
392 | /* LDO regulator internally chained to DCDC5 */ | |
393 | AXP_DESC(AXP809, DC5LDO, "dc5ldo", NULL, 700, 1400, 100, | |
394 | AXP22X_DC5LDO_V_OUT, 0x7, AXP22X_PWR_OUT_CTRL1, BIT(0)), | |
395 | AXP_DESC(AXP809, ALDO1, "aldo1", "aldoin", 700, 3300, 100, | |
396 | AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(6)), | |
397 | AXP_DESC(AXP809, ALDO2, "aldo2", "aldoin", 700, 3300, 100, | |
398 | AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(7)), | |
399 | AXP_DESC(AXP809, ALDO3, "aldo3", "aldoin", 700, 3300, 100, | |
400 | AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)), | |
1dbe0ccb | 401 | AXP_DESC_RANGES(AXP809, DLDO1, "dldo1", "dldoin", axp803_dldo2_ranges, |
a51f9f46 CYT |
402 | 32, AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, |
403 | BIT(3)), | |
404 | AXP_DESC(AXP809, DLDO2, "dldo2", "dldoin", 700, 3300, 100, | |
405 | AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(4)), | |
406 | AXP_DESC(AXP809, ELDO1, "eldo1", "eldoin", 700, 3300, 100, | |
407 | AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)), | |
408 | AXP_DESC(AXP809, ELDO2, "eldo2", "eldoin", 700, 3300, 100, | |
409 | AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)), | |
410 | AXP_DESC(AXP809, ELDO3, "eldo3", "eldoin", 700, 3300, 100, | |
411 | AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)), | |
618c8089 CYT |
412 | /* |
413 | * Note the datasheet only guarantees reliable operation up to | |
414 | * 3.3V, this needs to be enforced via dts provided constraints | |
415 | */ | |
416 | AXP_DESC_IO(AXP809, LDO_IO0, "ldo_io0", "ips", 700, 3800, 100, | |
a51f9f46 CYT |
417 | AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07, |
418 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
618c8089 CYT |
419 | /* |
420 | * Note the datasheet only guarantees reliable operation up to | |
421 | * 3.3V, this needs to be enforced via dts provided constraints | |
422 | */ | |
423 | AXP_DESC_IO(AXP809, LDO_IO1, "ldo_io1", "ips", 700, 3800, 100, | |
a51f9f46 CYT |
424 | AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07, |
425 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
426 | AXP_DESC_FIXED(AXP809, RTC_LDO, "rtc_ldo", "ips", 1800), | |
427 | AXP_DESC_SW(AXP809, SW, "sw", "swin", AXP22X_PWR_OUT_CTRL2, BIT(6)), | |
428 | }; | |
429 | ||
d81851c1 CYT |
430 | static const struct regulator_desc axp813_regulators[] = { |
431 | AXP_DESC(AXP813, DCDC1, "dcdc1", "vin1", 1600, 3400, 100, | |
432 | AXP803_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(0)), | |
433 | AXP_DESC_RANGES(AXP813, DCDC2, "dcdc2", "vin2", axp803_dcdc234_ranges, | |
434 | 76, AXP803_DCDC2_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
435 | BIT(1)), | |
436 | AXP_DESC_RANGES(AXP813, DCDC3, "dcdc3", "vin3", axp803_dcdc234_ranges, | |
437 | 76, AXP803_DCDC3_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
438 | BIT(2)), | |
439 | AXP_DESC_RANGES(AXP813, DCDC4, "dcdc4", "vin4", axp803_dcdc234_ranges, | |
440 | 76, AXP803_DCDC4_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
441 | BIT(3)), | |
442 | AXP_DESC_RANGES(AXP813, DCDC5, "dcdc5", "vin5", axp803_dcdc5_ranges, | |
443 | 68, AXP803_DCDC5_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
444 | BIT(4)), | |
445 | AXP_DESC_RANGES(AXP813, DCDC6, "dcdc6", "vin6", axp803_dcdc6_ranges, | |
446 | 72, AXP803_DCDC6_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
447 | BIT(5)), | |
448 | AXP_DESC_RANGES(AXP813, DCDC7, "dcdc7", "vin7", axp803_dcdc6_ranges, | |
449 | 72, AXP813_DCDC7_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1, | |
450 | BIT(6)), | |
451 | AXP_DESC(AXP813, ALDO1, "aldo1", "aldoin", 700, 3300, 100, | |
452 | AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(5)), | |
453 | AXP_DESC(AXP813, ALDO2, "aldo2", "aldoin", 700, 3300, 100, | |
454 | AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(6)), | |
455 | AXP_DESC(AXP813, ALDO3, "aldo3", "aldoin", 700, 3300, 100, | |
456 | AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)), | |
457 | AXP_DESC(AXP813, DLDO1, "dldo1", "dldoin", 700, 3300, 100, | |
458 | AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)), | |
459 | AXP_DESC_RANGES(AXP813, DLDO2, "dldo2", "dldoin", axp803_dldo2_ranges, | |
460 | 32, AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, | |
461 | BIT(4)), | |
462 | AXP_DESC(AXP813, DLDO3, "dldo3", "dldoin", 700, 3300, 100, | |
463 | AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)), | |
464 | AXP_DESC(AXP813, DLDO4, "dldo4", "dldoin", 700, 3300, 100, | |
465 | AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)), | |
466 | AXP_DESC(AXP813, ELDO1, "eldo1", "eldoin", 700, 1900, 50, | |
467 | AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)), | |
468 | AXP_DESC(AXP813, ELDO2, "eldo2", "eldoin", 700, 1900, 50, | |
469 | AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)), | |
470 | AXP_DESC(AXP813, ELDO3, "eldo3", "eldoin", 700, 1900, 50, | |
471 | AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)), | |
472 | /* to do / check ... */ | |
473 | AXP_DESC(AXP813, FLDO1, "fldo1", "fldoin", 700, 1450, 50, | |
474 | AXP803_FLDO1_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(2)), | |
475 | AXP_DESC(AXP813, FLDO2, "fldo2", "fldoin", 700, 1450, 50, | |
476 | AXP803_FLDO2_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(3)), | |
477 | /* | |
478 | * TODO: FLDO3 = {DCDC5, FLDOIN} / 2 | |
479 | * | |
480 | * This means FLDO3 effectively switches supplies at runtime, | |
481 | * something the regulator subsystem does not support. | |
482 | */ | |
483 | AXP_DESC_FIXED(AXP813, RTC_LDO, "rtc-ldo", "ips", 1800), | |
484 | AXP_DESC_IO(AXP813, LDO_IO0, "ldo-io0", "ips", 700, 3300, 100, | |
485 | AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07, | |
486 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
487 | AXP_DESC_IO(AXP813, LDO_IO1, "ldo-io1", "ips", 700, 3300, 100, | |
488 | AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07, | |
489 | AXP22X_IO_ENABLED, AXP22X_IO_DISABLED), | |
490 | AXP_DESC_SW(AXP813, SW, "sw", "swin", AXP22X_PWR_OUT_CTRL2, BIT(7)), | |
491 | }; | |
492 | ||
dfe7a1b0 CC |
493 | static int axp20x_set_dcdc_freq(struct platform_device *pdev, u32 dcdcfreq) |
494 | { | |
495 | struct axp20x_dev *axp20x = dev_get_drvdata(pdev->dev.parent); | |
2ca342d3 | 496 | unsigned int reg = AXP20X_DCDC_FREQ; |
866bd951 BB |
497 | u32 min, max, def, step; |
498 | ||
499 | switch (axp20x->variant) { | |
500 | case AXP202_ID: | |
501 | case AXP209_ID: | |
502 | min = 750; | |
503 | max = 1875; | |
504 | def = 1500; | |
505 | step = 75; | |
506 | break; | |
1dbe0ccb | 507 | case AXP803_ID: |
d81851c1 | 508 | case AXP813_ID: |
2ca342d3 | 509 | /* |
d81851c1 CYT |
510 | * AXP803/AXP813 DCDC work frequency setting has the same |
511 | * range and step as AXP22X, but at a different register. | |
2ca342d3 CYT |
512 | * (See include/linux/mfd/axp20x.h) |
513 | */ | |
1dbe0ccb | 514 | reg = AXP803_DCDC_FREQ_CTRL; |
4b03227a | 515 | /* Fall through to the check below.*/ |
1dbe0ccb IZ |
516 | case AXP806_ID: |
517 | /* | |
518 | * AXP806 also have DCDC work frequency setting register at a | |
519 | * different position. | |
520 | */ | |
521 | if (axp20x->variant == AXP806_ID) | |
522 | reg = AXP806_DCDC_FREQ_CTRL; | |
4b03227a | 523 | /* Fall through */ |
1b82b4e4 | 524 | case AXP221_ID: |
04e0981c | 525 | case AXP223_ID: |
a51f9f46 | 526 | case AXP809_ID: |
1b82b4e4 BB |
527 | min = 1800; |
528 | max = 4050; | |
529 | def = 3000; | |
530 | step = 150; | |
531 | break; | |
866bd951 BB |
532 | default: |
533 | dev_err(&pdev->dev, | |
534 | "Setting DCDC frequency for unsupported AXP variant\n"); | |
535 | return -EINVAL; | |
536 | } | |
537 | ||
538 | if (dcdcfreq == 0) | |
539 | dcdcfreq = def; | |
dfe7a1b0 | 540 | |
866bd951 BB |
541 | if (dcdcfreq < min) { |
542 | dcdcfreq = min; | |
543 | dev_warn(&pdev->dev, "DCDC frequency too low. Set to %ukHz\n", | |
544 | min); | |
dfe7a1b0 CC |
545 | } |
546 | ||
866bd951 BB |
547 | if (dcdcfreq > max) { |
548 | dcdcfreq = max; | |
549 | dev_warn(&pdev->dev, "DCDC frequency too high. Set to %ukHz\n", | |
550 | max); | |
dfe7a1b0 CC |
551 | } |
552 | ||
866bd951 | 553 | dcdcfreq = (dcdcfreq - min) / step; |
dfe7a1b0 | 554 | |
2ca342d3 | 555 | return regmap_update_bits(axp20x->regmap, reg, |
dfe7a1b0 CC |
556 | AXP20X_FREQ_DCDC_MASK, dcdcfreq); |
557 | } | |
558 | ||
559 | static int axp20x_regulator_parse_dt(struct platform_device *pdev) | |
560 | { | |
561 | struct device_node *np, *regulators; | |
562 | int ret; | |
866bd951 | 563 | u32 dcdcfreq = 0; |
dfe7a1b0 CC |
564 | |
565 | np = of_node_get(pdev->dev.parent->of_node); | |
566 | if (!np) | |
567 | return 0; | |
568 | ||
a6016c52 | 569 | regulators = of_get_child_by_name(np, "regulators"); |
dfe7a1b0 CC |
570 | if (!regulators) { |
571 | dev_warn(&pdev->dev, "regulators node not found\n"); | |
572 | } else { | |
dfe7a1b0 CC |
573 | of_property_read_u32(regulators, "x-powers,dcdc-freq", &dcdcfreq); |
574 | ret = axp20x_set_dcdc_freq(pdev, dcdcfreq); | |
575 | if (ret < 0) { | |
576 | dev_err(&pdev->dev, "Error setting dcdc frequency: %d\n", ret); | |
577 | return ret; | |
578 | } | |
579 | ||
580 | of_node_put(regulators); | |
581 | } | |
582 | ||
583 | return 0; | |
584 | } | |
585 | ||
586 | static int axp20x_set_dcdc_workmode(struct regulator_dev *rdev, int id, u32 workmode) | |
587 | { | |
866bd951 | 588 | struct axp20x_dev *axp20x = rdev_get_drvdata(rdev); |
2ca342d3 | 589 | unsigned int reg = AXP20X_DCDC_MODE; |
866bd951 | 590 | unsigned int mask; |
dfe7a1b0 | 591 | |
866bd951 BB |
592 | switch (axp20x->variant) { |
593 | case AXP202_ID: | |
594 | case AXP209_ID: | |
595 | if ((id != AXP20X_DCDC2) && (id != AXP20X_DCDC3)) | |
596 | return -EINVAL; | |
597 | ||
598 | mask = AXP20X_WORKMODE_DCDC2_MASK; | |
599 | if (id == AXP20X_DCDC3) | |
600 | mask = AXP20X_WORKMODE_DCDC3_MASK; | |
dfe7a1b0 | 601 | |
866bd951 BB |
602 | workmode <<= ffs(mask) - 1; |
603 | break; | |
dfe7a1b0 | 604 | |
2ca342d3 CYT |
605 | case AXP806_ID: |
606 | reg = AXP806_DCDC_MODE_CTRL2; | |
607 | /* | |
608 | * AXP806 DCDC regulator IDs have the same range as AXP22X. | |
609 | * Fall through to the check below. | |
610 | * (See include/linux/mfd/axp20x.h) | |
611 | */ | |
1b82b4e4 | 612 | case AXP221_ID: |
04e0981c | 613 | case AXP223_ID: |
a51f9f46 | 614 | case AXP809_ID: |
1b82b4e4 BB |
615 | if (id < AXP22X_DCDC1 || id > AXP22X_DCDC5) |
616 | return -EINVAL; | |
617 | ||
618 | mask = AXP22X_WORKMODE_DCDCX_MASK(id - AXP22X_DCDC1); | |
619 | workmode <<= id - AXP22X_DCDC1; | |
620 | break; | |
621 | ||
1dbe0ccb IZ |
622 | case AXP803_ID: |
623 | if (id < AXP803_DCDC1 || id > AXP803_DCDC6) | |
624 | return -EINVAL; | |
625 | ||
626 | mask = AXP22X_WORKMODE_DCDCX_MASK(id - AXP803_DCDC1); | |
627 | workmode <<= id - AXP803_DCDC1; | |
628 | break; | |
629 | ||
d81851c1 CYT |
630 | case AXP813_ID: |
631 | if (id < AXP813_DCDC1 || id > AXP813_DCDC7) | |
632 | return -EINVAL; | |
633 | ||
634 | mask = AXP22X_WORKMODE_DCDCX_MASK(id - AXP813_DCDC1); | |
635 | workmode <<= id - AXP813_DCDC1; | |
636 | break; | |
637 | ||
866bd951 BB |
638 | default: |
639 | /* should not happen */ | |
640 | WARN_ON(1); | |
641 | return -EINVAL; | |
642 | } | |
dfe7a1b0 | 643 | |
2ca342d3 CYT |
644 | return regmap_update_bits(rdev->regmap, reg, mask, workmode); |
645 | } | |
646 | ||
647 | /* | |
648 | * This function checks whether a regulator is part of a poly-phase | |
649 | * output setup based on the registers settings. Returns true if it is. | |
650 | */ | |
651 | static bool axp20x_is_polyphase_slave(struct axp20x_dev *axp20x, int id) | |
652 | { | |
653 | u32 reg = 0; | |
654 | ||
1dbe0ccb | 655 | /* |
d81851c1 CYT |
656 | * Currently in our supported AXP variants, only AXP803, AXP806, |
657 | * and AXP813 have polyphase regulators. | |
1dbe0ccb IZ |
658 | */ |
659 | switch (axp20x->variant) { | |
660 | case AXP803_ID: | |
ad92ceaf | 661 | case AXP813_ID: |
1dbe0ccb IZ |
662 | regmap_read(axp20x->regmap, AXP803_POLYPHASE_CTRL, ®); |
663 | ||
664 | switch (id) { | |
665 | case AXP803_DCDC3: | |
666 | return !!(reg & BIT(6)); | |
667 | case AXP803_DCDC6: | |
986e7b7e | 668 | return !!(reg & BIT(5)); |
1dbe0ccb IZ |
669 | } |
670 | break; | |
2ca342d3 | 671 | |
1dbe0ccb IZ |
672 | case AXP806_ID: |
673 | regmap_read(axp20x->regmap, AXP806_DCDC_MODE_CTRL2, ®); | |
674 | ||
675 | switch (id) { | |
676 | case AXP806_DCDCB: | |
677 | return (((reg & GENMASK(7, 6)) == BIT(6)) || | |
678 | ((reg & GENMASK(7, 6)) == BIT(7))); | |
679 | case AXP806_DCDCC: | |
680 | return ((reg & GENMASK(7, 6)) == BIT(7)); | |
681 | case AXP806_DCDCE: | |
682 | return !!(reg & BIT(5)); | |
683 | } | |
684 | break; | |
2ca342d3 | 685 | |
1dbe0ccb IZ |
686 | default: |
687 | return false; | |
2ca342d3 CYT |
688 | } |
689 | ||
690 | return false; | |
dfe7a1b0 CC |
691 | } |
692 | ||
693 | static int axp20x_regulator_probe(struct platform_device *pdev) | |
694 | { | |
695 | struct regulator_dev *rdev; | |
696 | struct axp20x_dev *axp20x = dev_get_drvdata(pdev->dev.parent); | |
866bd951 | 697 | const struct regulator_desc *regulators; |
765e8023 CYT |
698 | struct regulator_config config = { |
699 | .dev = pdev->dev.parent, | |
700 | .regmap = axp20x->regmap, | |
866bd951 | 701 | .driver_data = axp20x, |
765e8023 | 702 | }; |
866bd951 | 703 | int ret, i, nregulators; |
dfe7a1b0 | 704 | u32 workmode; |
a51f9f46 CYT |
705 | const char *dcdc1_name = axp22x_regulators[AXP22X_DCDC1].name; |
706 | const char *dcdc5_name = axp22x_regulators[AXP22X_DCDC5].name; | |
636e2a39 | 707 | bool drivevbus = false; |
dfe7a1b0 | 708 | |
866bd951 BB |
709 | switch (axp20x->variant) { |
710 | case AXP202_ID: | |
711 | case AXP209_ID: | |
712 | regulators = axp20x_regulators; | |
713 | nregulators = AXP20X_REG_ID_MAX; | |
714 | break; | |
1b82b4e4 | 715 | case AXP221_ID: |
04e0981c | 716 | case AXP223_ID: |
1b82b4e4 BB |
717 | regulators = axp22x_regulators; |
718 | nregulators = AXP22X_REG_ID_MAX; | |
636e2a39 HG |
719 | drivevbus = of_property_read_bool(pdev->dev.parent->of_node, |
720 | "x-powers,drive-vbus-en"); | |
1b82b4e4 | 721 | break; |
1dbe0ccb IZ |
722 | case AXP803_ID: |
723 | regulators = axp803_regulators; | |
724 | nregulators = AXP803_REG_ID_MAX; | |
1f5d6462 JT |
725 | drivevbus = of_property_read_bool(pdev->dev.parent->of_node, |
726 | "x-powers,drive-vbus-en"); | |
1dbe0ccb | 727 | break; |
2ca342d3 CYT |
728 | case AXP806_ID: |
729 | regulators = axp806_regulators; | |
730 | nregulators = AXP806_REG_ID_MAX; | |
731 | break; | |
a51f9f46 CYT |
732 | case AXP809_ID: |
733 | regulators = axp809_regulators; | |
734 | nregulators = AXP809_REG_ID_MAX; | |
735 | break; | |
d81851c1 CYT |
736 | case AXP813_ID: |
737 | regulators = axp813_regulators; | |
738 | nregulators = AXP813_REG_ID_MAX; | |
739 | drivevbus = of_property_read_bool(pdev->dev.parent->of_node, | |
740 | "x-powers,drive-vbus-en"); | |
741 | break; | |
866bd951 BB |
742 | default: |
743 | dev_err(&pdev->dev, "Unsupported AXP variant: %ld\n", | |
744 | axp20x->variant); | |
745 | return -EINVAL; | |
746 | } | |
747 | ||
765e8023 CYT |
748 | /* This only sets the dcdc freq. Ignore any errors */ |
749 | axp20x_regulator_parse_dt(pdev); | |
dfe7a1b0 | 750 | |
866bd951 | 751 | for (i = 0; i < nregulators; i++) { |
7118f19c CYT |
752 | const struct regulator_desc *desc = ®ulators[i]; |
753 | struct regulator_desc *new_desc; | |
754 | ||
2ca342d3 CYT |
755 | /* |
756 | * If this regulator is a slave in a poly-phase setup, | |
757 | * skip it, as its controls are bound to the master | |
758 | * regulator and won't work. | |
759 | */ | |
760 | if (axp20x_is_polyphase_slave(axp20x, i)) | |
761 | continue; | |
762 | ||
d81851c1 CYT |
763 | /* Support for AXP813's FLDO3 is not implemented */ |
764 | if (axp20x->variant == AXP813_ID && i == AXP813_FLDO3) | |
765 | continue; | |
766 | ||
7118f19c CYT |
767 | /* |
768 | * Regulators DC1SW and DC5LDO are connected internally, | |
769 | * so we have to handle their supply names separately. | |
770 | * | |
771 | * We always register the regulators in proper sequence, | |
772 | * so the supply names are correctly read. See the last | |
773 | * part of this loop to see where we save the DT defined | |
774 | * name. | |
775 | */ | |
a51f9f46 | 776 | if ((regulators == axp22x_regulators && i == AXP22X_DC1SW) || |
1dbe0ccb | 777 | (regulators == axp803_regulators && i == AXP803_DC1SW) || |
a51f9f46 CYT |
778 | (regulators == axp809_regulators && i == AXP809_DC1SW)) { |
779 | new_desc = devm_kzalloc(&pdev->dev, sizeof(*desc), | |
780 | GFP_KERNEL); | |
da262968 GS |
781 | if (!new_desc) |
782 | return -ENOMEM; | |
783 | ||
a51f9f46 CYT |
784 | *new_desc = regulators[i]; |
785 | new_desc->supply_name = dcdc1_name; | |
786 | desc = new_desc; | |
787 | } | |
788 | ||
789 | if ((regulators == axp22x_regulators && i == AXP22X_DC5LDO) || | |
790 | (regulators == axp809_regulators && i == AXP809_DC5LDO)) { | |
791 | new_desc = devm_kzalloc(&pdev->dev, sizeof(*desc), | |
792 | GFP_KERNEL); | |
da262968 GS |
793 | if (!new_desc) |
794 | return -ENOMEM; | |
795 | ||
a51f9f46 CYT |
796 | *new_desc = regulators[i]; |
797 | new_desc->supply_name = dcdc5_name; | |
798 | desc = new_desc; | |
7118f19c CYT |
799 | } |
800 | ||
801 | rdev = devm_regulator_register(&pdev->dev, desc, &config); | |
dfe7a1b0 CC |
802 | if (IS_ERR(rdev)) { |
803 | dev_err(&pdev->dev, "Failed to register %s\n", | |
866bd951 | 804 | regulators[i].name); |
dfe7a1b0 CC |
805 | |
806 | return PTR_ERR(rdev); | |
807 | } | |
808 | ||
765e8023 CYT |
809 | ret = of_property_read_u32(rdev->dev.of_node, |
810 | "x-powers,dcdc-workmode", | |
dfe7a1b0 CC |
811 | &workmode); |
812 | if (!ret) { | |
813 | if (axp20x_set_dcdc_workmode(rdev, i, workmode)) | |
814 | dev_err(&pdev->dev, "Failed to set workmode on %s\n", | |
866bd951 | 815 | rdev->desc->name); |
dfe7a1b0 | 816 | } |
7118f19c CYT |
817 | |
818 | /* | |
819 | * Save AXP22X DCDC1 / DCDC5 regulator names for later. | |
820 | */ | |
a51f9f46 CYT |
821 | if ((regulators == axp22x_regulators && i == AXP22X_DCDC1) || |
822 | (regulators == axp809_regulators && i == AXP809_DCDC1)) | |
823 | of_property_read_string(rdev->dev.of_node, | |
824 | "regulator-name", | |
825 | &dcdc1_name); | |
826 | ||
827 | if ((regulators == axp22x_regulators && i == AXP22X_DCDC5) || | |
828 | (regulators == axp809_regulators && i == AXP809_DCDC5)) | |
829 | of_property_read_string(rdev->dev.of_node, | |
830 | "regulator-name", | |
831 | &dcdc5_name); | |
dfe7a1b0 CC |
832 | } |
833 | ||
636e2a39 HG |
834 | if (drivevbus) { |
835 | /* Change N_VBUSEN sense pin to DRIVEVBUS output pin */ | |
836 | regmap_update_bits(axp20x->regmap, AXP20X_OVER_TMP, | |
837 | AXP22X_MISC_N_VBUSEN_FUNC, 0); | |
838 | rdev = devm_regulator_register(&pdev->dev, | |
839 | &axp22x_drivevbus_regulator, | |
840 | &config); | |
841 | if (IS_ERR(rdev)) { | |
842 | dev_err(&pdev->dev, "Failed to register drivevbus\n"); | |
843 | return PTR_ERR(rdev); | |
844 | } | |
845 | } | |
846 | ||
dfe7a1b0 CC |
847 | return 0; |
848 | } | |
849 | ||
850 | static struct platform_driver axp20x_regulator_driver = { | |
851 | .probe = axp20x_regulator_probe, | |
852 | .driver = { | |
853 | .name = "axp20x-regulator", | |
dfe7a1b0 CC |
854 | }, |
855 | }; | |
856 | ||
857 | module_platform_driver(axp20x_regulator_driver); | |
858 | ||
859 | MODULE_LICENSE("GPL v2"); | |
860 | MODULE_AUTHOR("Carlo Caione <carlo@caione.org>"); | |
861 | MODULE_DESCRIPTION("Regulator Driver for AXP20X PMIC"); | |
d4ea7d86 | 862 | MODULE_ALIAS("platform:axp20x-regulator"); |