Commit | Line | Data |
---|---|---|
4bea6dd5 | 1 | // SPDX-License-Identifier: GPL-2.0 |
caf065f8 | 2 | /* |
4bea6dd5 | 3 | * MediaTek Pulse Width Modulator driver |
caf065f8 JC |
4 | * |
5 | * Copyright (C) 2015 John Crispin <blogic@openwrt.org> | |
e7c197ec | 6 | * Copyright (C) 2017 Zhi Mao <zhi.mao@mediatek.com> |
caf065f8 | 7 | * |
caf065f8 JC |
8 | */ |
9 | ||
10 | #include <linux/err.h> | |
11 | #include <linux/io.h> | |
12 | #include <linux/ioport.h> | |
13 | #include <linux/kernel.h> | |
14 | #include <linux/module.h> | |
15 | #include <linux/clk.h> | |
16 | #include <linux/of.h> | |
424268c7 | 17 | #include <linux/of_device.h> |
caf065f8 JC |
18 | #include <linux/platform_device.h> |
19 | #include <linux/pwm.h> | |
20 | #include <linux/slab.h> | |
21 | #include <linux/types.h> | |
22 | ||
23 | /* PWM registers and bits definitions */ | |
24 | #define PWMCON 0x00 | |
25 | #define PWMHDUR 0x04 | |
26 | #define PWMLDUR 0x08 | |
27 | #define PWMGDUR 0x0c | |
28 | #define PWMWAVENUM 0x28 | |
29 | #define PWMDWIDTH 0x2c | |
360cc036 | 30 | #define PWM45DWIDTH_FIXUP 0x30 |
caf065f8 | 31 | #define PWMTHRES 0x30 |
360cc036 | 32 | #define PWM45THRES_FIXUP 0x34 |
0c0ead76 | 33 | #define PWM_CK_26M_SEL 0x210 |
caf065f8 | 34 | |
8bdb65dc ZM |
35 | #define PWM_CLK_DIV_MAX 7 |
36 | ||
2503781c | 37 | struct pwm_mediatek_of_data { |
424268c7 | 38 | unsigned int num_pwms; |
360cc036 | 39 | bool pwm45_fixup; |
0c0ead76 | 40 | bool has_ck_26m_sel; |
caf065f8 JC |
41 | }; |
42 | ||
43 | /** | |
2503781c | 44 | * struct pwm_mediatek_chip - struct representing PWM chip |
caf065f8 JC |
45 | * @chip: linux PWM chip representation |
46 | * @regs: base address of PWM chip | |
efecdeb8 SS |
47 | * @clk_top: the top clock generator |
48 | * @clk_main: the clock used by PWM core | |
49 | * @clk_pwms: the clock used by each PWM channel | |
50 | * @clk_freq: the fix clock frequency of legacy MIPS SoC | |
fc810e7c | 51 | * @soc: pointer to chip's platform data |
caf065f8 | 52 | */ |
2503781c | 53 | struct pwm_mediatek_chip { |
caf065f8 JC |
54 | struct pwm_chip chip; |
55 | void __iomem *regs; | |
efecdeb8 SS |
56 | struct clk *clk_top; |
57 | struct clk *clk_main; | |
58 | struct clk **clk_pwms; | |
2503781c | 59 | const struct pwm_mediatek_of_data *soc; |
caf065f8 JC |
60 | }; |
61 | ||
2503781c | 62 | static const unsigned int pwm_mediatek_reg_offset[] = { |
424268c7 ZM |
63 | 0x0010, 0x0050, 0x0090, 0x00d0, 0x0110, 0x0150, 0x0190, 0x0220 |
64 | }; | |
65 | ||
2503781c SS |
66 | static inline struct pwm_mediatek_chip * |
67 | to_pwm_mediatek_chip(struct pwm_chip *chip) | |
caf065f8 | 68 | { |
2503781c | 69 | return container_of(chip, struct pwm_mediatek_chip, chip); |
caf065f8 JC |
70 | } |
71 | ||
2503781c SS |
72 | static int pwm_mediatek_clk_enable(struct pwm_chip *chip, |
73 | struct pwm_device *pwm) | |
e7c197ec | 74 | { |
2503781c | 75 | struct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip); |
e7c197ec ZM |
76 | int ret; |
77 | ||
efecdeb8 | 78 | ret = clk_prepare_enable(pc->clk_top); |
e7c197ec ZM |
79 | if (ret < 0) |
80 | return ret; | |
81 | ||
efecdeb8 | 82 | ret = clk_prepare_enable(pc->clk_main); |
e7c197ec ZM |
83 | if (ret < 0) |
84 | goto disable_clk_top; | |
85 | ||
efecdeb8 | 86 | ret = clk_prepare_enable(pc->clk_pwms[pwm->hwpwm]); |
e7c197ec ZM |
87 | if (ret < 0) |
88 | goto disable_clk_main; | |
89 | ||
90 | return 0; | |
91 | ||
92 | disable_clk_main: | |
efecdeb8 | 93 | clk_disable_unprepare(pc->clk_main); |
e7c197ec | 94 | disable_clk_top: |
efecdeb8 | 95 | clk_disable_unprepare(pc->clk_top); |
e7c197ec ZM |
96 | |
97 | return ret; | |
98 | } | |
99 | ||
2503781c SS |
100 | static void pwm_mediatek_clk_disable(struct pwm_chip *chip, |
101 | struct pwm_device *pwm) | |
e7c197ec | 102 | { |
2503781c | 103 | struct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip); |
e7c197ec | 104 | |
efecdeb8 SS |
105 | clk_disable_unprepare(pc->clk_pwms[pwm->hwpwm]); |
106 | clk_disable_unprepare(pc->clk_main); | |
107 | clk_disable_unprepare(pc->clk_top); | |
e7c197ec ZM |
108 | } |
109 | ||
2503781c SS |
110 | static inline void pwm_mediatek_writel(struct pwm_mediatek_chip *chip, |
111 | unsigned int num, unsigned int offset, | |
112 | u32 value) | |
caf065f8 | 113 | { |
2503781c | 114 | writel(value, chip->regs + pwm_mediatek_reg_offset[num] + offset); |
caf065f8 JC |
115 | } |
116 | ||
2503781c SS |
117 | static int pwm_mediatek_config(struct pwm_chip *chip, struct pwm_device *pwm, |
118 | int duty_ns, int period_ns) | |
caf065f8 | 119 | { |
2503781c | 120 | struct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip); |
04c0a4e0 | 121 | u32 clkdiv = 0, cnt_period, cnt_duty, reg_width = PWMDWIDTH, |
360cc036 | 122 | reg_thres = PWMTHRES; |
04c0a4e0 | 123 | u64 resolution; |
e7c197ec ZM |
124 | int ret; |
125 | ||
2503781c SS |
126 | ret = pwm_mediatek_clk_enable(chip, pwm); |
127 | ||
e7c197ec ZM |
128 | if (ret < 0) |
129 | return ret; | |
caf065f8 | 130 | |
0c0ead76 FP |
131 | /* Make sure we use the bus clock and not the 26MHz clock */ |
132 | if (pc->soc->has_ck_26m_sel) | |
133 | writel(0, pc->regs + PWM_CK_26M_SEL); | |
134 | ||
04c0a4e0 SW |
135 | /* Using resolution in picosecond gets accuracy higher */ |
136 | resolution = (u64)NSEC_PER_SEC * 1000; | |
2503781c | 137 | do_div(resolution, clk_get_rate(pc->clk_pwms[pwm->hwpwm])); |
caf065f8 | 138 | |
04c0a4e0 SW |
139 | cnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000, resolution); |
140 | while (cnt_period > 8191) { | |
caf065f8 JC |
141 | resolution *= 2; |
142 | clkdiv++; | |
04c0a4e0 SW |
143 | cnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000, |
144 | resolution); | |
caf065f8 JC |
145 | } |
146 | ||
8bdb65dc | 147 | if (clkdiv > PWM_CLK_DIV_MAX) { |
2503781c | 148 | pwm_mediatek_clk_disable(chip, pwm); |
4d690e50 | 149 | dev_err(chip->dev, "period of %d ns not supported\n", period_ns); |
caf065f8 | 150 | return -EINVAL; |
8bdb65dc | 151 | } |
caf065f8 | 152 | |
360cc036 SW |
153 | if (pc->soc->pwm45_fixup && pwm->hwpwm > 2) { |
154 | /* | |
155 | * PWM[4,5] has distinct offset for PWMDWIDTH and PWMTHRES | |
156 | * from the other PWMs on MT7623. | |
157 | */ | |
158 | reg_width = PWM45DWIDTH_FIXUP; | |
159 | reg_thres = PWM45THRES_FIXUP; | |
160 | } | |
161 | ||
04c0a4e0 | 162 | cnt_duty = DIV_ROUND_CLOSEST_ULL((u64)duty_ns * 1000, resolution); |
2503781c SS |
163 | pwm_mediatek_writel(pc, pwm->hwpwm, PWMCON, BIT(15) | clkdiv); |
164 | pwm_mediatek_writel(pc, pwm->hwpwm, reg_width, cnt_period); | |
165 | pwm_mediatek_writel(pc, pwm->hwpwm, reg_thres, cnt_duty); | |
caf065f8 | 166 | |
2503781c | 167 | pwm_mediatek_clk_disable(chip, pwm); |
e7c197ec | 168 | |
caf065f8 JC |
169 | return 0; |
170 | } | |
171 | ||
2503781c | 172 | static int pwm_mediatek_enable(struct pwm_chip *chip, struct pwm_device *pwm) |
caf065f8 | 173 | { |
2503781c | 174 | struct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip); |
caf065f8 JC |
175 | u32 value; |
176 | int ret; | |
177 | ||
2503781c | 178 | ret = pwm_mediatek_clk_enable(chip, pwm); |
caf065f8 JC |
179 | if (ret < 0) |
180 | return ret; | |
181 | ||
182 | value = readl(pc->regs); | |
183 | value |= BIT(pwm->hwpwm); | |
184 | writel(value, pc->regs); | |
185 | ||
186 | return 0; | |
187 | } | |
188 | ||
2503781c | 189 | static void pwm_mediatek_disable(struct pwm_chip *chip, struct pwm_device *pwm) |
caf065f8 | 190 | { |
2503781c | 191 | struct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip); |
caf065f8 JC |
192 | u32 value; |
193 | ||
194 | value = readl(pc->regs); | |
195 | value &= ~BIT(pwm->hwpwm); | |
196 | writel(value, pc->regs); | |
197 | ||
2503781c | 198 | pwm_mediatek_clk_disable(chip, pwm); |
caf065f8 JC |
199 | } |
200 | ||
2503781c SS |
201 | static const struct pwm_ops pwm_mediatek_ops = { |
202 | .config = pwm_mediatek_config, | |
203 | .enable = pwm_mediatek_enable, | |
204 | .disable = pwm_mediatek_disable, | |
caf065f8 JC |
205 | .owner = THIS_MODULE, |
206 | }; | |
207 | ||
2503781c | 208 | static int pwm_mediatek_probe(struct platform_device *pdev) |
caf065f8 | 209 | { |
2503781c | 210 | struct pwm_mediatek_chip *pc; |
caf065f8 JC |
211 | unsigned int i; |
212 | int ret; | |
213 | ||
214 | pc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL); | |
215 | if (!pc) | |
216 | return -ENOMEM; | |
217 | ||
e6c7c258 | 218 | pc->soc = of_device_get_match_data(&pdev->dev); |
424268c7 | 219 | |
7681c2bd | 220 | pc->regs = devm_platform_ioremap_resource(pdev, 0); |
caf065f8 JC |
221 | if (IS_ERR(pc->regs)) |
222 | return PTR_ERR(pc->regs); | |
223 | ||
446925f1 | 224 | pc->clk_pwms = devm_kmalloc_array(&pdev->dev, pc->soc->num_pwms, |
efecdeb8 SS |
225 | sizeof(*pc->clk_pwms), GFP_KERNEL); |
226 | if (!pc->clk_pwms) | |
227 | return -ENOMEM; | |
228 | ||
229 | pc->clk_top = devm_clk_get(&pdev->dev, "top"); | |
5264e8ca ADR |
230 | if (IS_ERR(pc->clk_top)) |
231 | return dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_top), | |
4d690e50 | 232 | "Failed to get top clock\n"); |
efecdeb8 SS |
233 | |
234 | pc->clk_main = devm_clk_get(&pdev->dev, "main"); | |
5264e8ca ADR |
235 | if (IS_ERR(pc->clk_main)) |
236 | return dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_main), | |
4d690e50 | 237 | "Failed to get main clock\n"); |
efecdeb8 SS |
238 | |
239 | for (i = 0; i < pc->soc->num_pwms; i++) { | |
240 | char name[8]; | |
241 | ||
242 | snprintf(name, sizeof(name), "pwm%d", i + 1); | |
243 | ||
244 | pc->clk_pwms[i] = devm_clk_get(&pdev->dev, name); | |
5264e8ca ADR |
245 | if (IS_ERR(pc->clk_pwms[i])) |
246 | return dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_pwms[i]), | |
4d690e50 | 247 | "Failed to get %s clock\n", name); |
caf065f8 JC |
248 | } |
249 | ||
caf065f8 | 250 | pc->chip.dev = &pdev->dev; |
2503781c | 251 | pc->chip.ops = &pwm_mediatek_ops; |
e6c7c258 | 252 | pc->chip.npwm = pc->soc->num_pwms; |
caf065f8 | 253 | |
e0150252 | 254 | ret = devm_pwmchip_add(&pdev->dev, &pc->chip); |
5264e8ca ADR |
255 | if (ret < 0) |
256 | return dev_err_probe(&pdev->dev, ret, "pwmchip_add() failed\n"); | |
caf065f8 JC |
257 | |
258 | return 0; | |
caf065f8 JC |
259 | } |
260 | ||
2503781c | 261 | static const struct pwm_mediatek_of_data mt2712_pwm_data = { |
424268c7 | 262 | .num_pwms = 8, |
360cc036 | 263 | .pwm45_fixup = false, |
0c0ead76 | 264 | .has_ck_26m_sel = false, |
424268c7 ZM |
265 | }; |
266 | ||
2503781c | 267 | static const struct pwm_mediatek_of_data mt7622_pwm_data = { |
424268c7 | 268 | .num_pwms = 6, |
360cc036 | 269 | .pwm45_fixup = false, |
0c0ead76 | 270 | .has_ck_26m_sel = false, |
424268c7 ZM |
271 | }; |
272 | ||
2503781c | 273 | static const struct pwm_mediatek_of_data mt7623_pwm_data = { |
424268c7 | 274 | .num_pwms = 5, |
360cc036 | 275 | .pwm45_fixup = true, |
0c0ead76 | 276 | .has_ck_26m_sel = false, |
8cdc43af JC |
277 | }; |
278 | ||
2503781c | 279 | static const struct pwm_mediatek_of_data mt7628_pwm_data = { |
8cdc43af JC |
280 | .num_pwms = 4, |
281 | .pwm45_fixup = true, | |
0c0ead76 | 282 | .has_ck_26m_sel = false, |
424268c7 ZM |
283 | }; |
284 | ||
715d14da SS |
285 | static const struct pwm_mediatek_of_data mt7629_pwm_data = { |
286 | .num_pwms = 1, | |
287 | .pwm45_fixup = false, | |
0c0ead76 | 288 | .has_ck_26m_sel = false, |
715d14da SS |
289 | }; |
290 | ||
8b2fbaed FP |
291 | static const struct pwm_mediatek_of_data mt8183_pwm_data = { |
292 | .num_pwms = 4, | |
293 | .pwm45_fixup = false, | |
294 | .has_ck_26m_sel = true, | |
295 | }; | |
296 | ||
2503781c | 297 | static const struct pwm_mediatek_of_data mt8516_pwm_data = { |
8d190728 FP |
298 | .num_pwms = 5, |
299 | .pwm45_fixup = false, | |
0c0ead76 | 300 | .has_ck_26m_sel = true, |
8d190728 FP |
301 | }; |
302 | ||
2503781c | 303 | static const struct of_device_id pwm_mediatek_of_match[] = { |
424268c7 ZM |
304 | { .compatible = "mediatek,mt2712-pwm", .data = &mt2712_pwm_data }, |
305 | { .compatible = "mediatek,mt7622-pwm", .data = &mt7622_pwm_data }, | |
306 | { .compatible = "mediatek,mt7623-pwm", .data = &mt7623_pwm_data }, | |
8cdc43af | 307 | { .compatible = "mediatek,mt7628-pwm", .data = &mt7628_pwm_data }, |
715d14da | 308 | { .compatible = "mediatek,mt7629-pwm", .data = &mt7629_pwm_data }, |
8b2fbaed | 309 | { .compatible = "mediatek,mt8183-pwm", .data = &mt8183_pwm_data }, |
8d190728 | 310 | { .compatible = "mediatek,mt8516-pwm", .data = &mt8516_pwm_data }, |
424268c7 | 311 | { }, |
caf065f8 | 312 | }; |
2503781c | 313 | MODULE_DEVICE_TABLE(of, pwm_mediatek_of_match); |
caf065f8 | 314 | |
2503781c | 315 | static struct platform_driver pwm_mediatek_driver = { |
caf065f8 | 316 | .driver = { |
2503781c SS |
317 | .name = "pwm-mediatek", |
318 | .of_match_table = pwm_mediatek_of_match, | |
caf065f8 | 319 | }, |
2503781c | 320 | .probe = pwm_mediatek_probe, |
caf065f8 | 321 | }; |
2503781c | 322 | module_platform_driver(pwm_mediatek_driver); |
caf065f8 JC |
323 | |
324 | MODULE_AUTHOR("John Crispin <blogic@openwrt.org>"); | |
4bea6dd5 | 325 | MODULE_LICENSE("GPL v2"); |