projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
pinctrl: Fix some typos and grammar issues in the documentation
[linux-block.git] / drivers / pinctrl / pinctrl-st.c
CommitLineData
701016c0
SK		 1/*
2 * Copyright (C) 2013 STMicroelectronics (R&D) Limited.
3 * Authors:
4 * Srinivas Kandagatla <srinivas.kandagatla@st.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#include <linux/init.h>
12#include <linux/module.h>
13#include <linux/slab.h>
14#include <linux/err.h>
15#include <linux/io.h>
16#include <linux/of.h>
17#include <linux/of_gpio.h>
18#include <linux/of_address.h>
19#include <linux/regmap.h>
20#include <linux/mfd/syscon.h>
21#include <linux/pinctrl/pinctrl.h>
22#include <linux/pinctrl/pinmux.h>
23#include <linux/pinctrl/pinconf.h>
24#include <linux/platform_device.h>
25#include "core.h"
26
27/* PIO Block registers */
28/* PIO output */
29#define REG_PIO_POUT 0x00
30/* Set bits of POUT */
31#define REG_PIO_SET_POUT 0x04
32/* Clear bits of POUT */
33#define REG_PIO_CLR_POUT 0x08
34/* PIO input */
35#define REG_PIO_PIN 0x10
36/* PIO configuration */
37#define REG_PIO_PC(n) (0x20 + (n) * 0x10)
38/* Set bits of PC[2:0] */
39#define REG_PIO_SET_PC(n) (0x24 + (n) * 0x10)
40/* Clear bits of PC[2:0] */
41#define REG_PIO_CLR_PC(n) (0x28 + (n) * 0x10)
42/* PIO input comparison */
43#define REG_PIO_PCOMP 0x50
44/* Set bits of PCOMP */
45#define REG_PIO_SET_PCOMP 0x54
46/* Clear bits of PCOMP */
47#define REG_PIO_CLR_PCOMP 0x58
48/* PIO input comparison mask */
49#define REG_PIO_PMASK 0x60
50/* Set bits of PMASK */
51#define REG_PIO_SET_PMASK 0x64
52/* Clear bits of PMASK */
53#define REG_PIO_CLR_PMASK 0x68
54
55#define ST_GPIO_DIRECTION_BIDIR 0x1
56#define ST_GPIO_DIRECTION_OUT 0x2
57#define ST_GPIO_DIRECTION_IN 0x4
58
59/**
60 * Packed style retime configuration.
61 * There are two registers cfg0 and cfg1 in this style for each bank.
62 * Each field in this register is 8 bit corresponding to 8 pins in the bank.
63 */
64#define RT_P_CFGS_PER_BANK 2
65#define RT_P_CFG0_CLK1NOTCLK0_FIELD(reg) REG_FIELD(reg, 0, 7)
66#define RT_P_CFG0_DELAY_0_FIELD(reg) REG_FIELD(reg, 16, 23)
67#define RT_P_CFG0_DELAY_1_FIELD(reg) REG_FIELD(reg, 24, 31)
68#define RT_P_CFG1_INVERTCLK_FIELD(reg) REG_FIELD(reg, 0, 7)
69#define RT_P_CFG1_RETIME_FIELD(reg) REG_FIELD(reg, 8, 15)
70#define RT_P_CFG1_CLKNOTDATA_FIELD(reg) REG_FIELD(reg, 16, 23)
71#define RT_P_CFG1_DOUBLE_EDGE_FIELD(reg) REG_FIELD(reg, 24, 31)
72
73/**
74 * Dedicated style retime Configuration register
75 * each register is dedicated per pin.
76 */
77#define RT_D_CFGS_PER_BANK 8
78#define RT_D_CFG_CLK_SHIFT 0
79#define RT_D_CFG_CLK_MASK (0x3 << 0)
80#define RT_D_CFG_CLKNOTDATA_SHIFT 2
81#define RT_D_CFG_CLKNOTDATA_MASK BIT(2)
82#define RT_D_CFG_DELAY_SHIFT 3
83#define RT_D_CFG_DELAY_MASK (0xf << 3)
84#define RT_D_CFG_DELAY_INNOTOUT_SHIFT 7
85#define RT_D_CFG_DELAY_INNOTOUT_MASK BIT(7)
86#define RT_D_CFG_DOUBLE_EDGE_SHIFT 8
87#define RT_D_CFG_DOUBLE_EDGE_MASK BIT(8)
88#define RT_D_CFG_INVERTCLK_SHIFT 9
89#define RT_D_CFG_INVERTCLK_MASK BIT(9)
90#define RT_D_CFG_RETIME_SHIFT 10
91#define RT_D_CFG_RETIME_MASK BIT(10)
92
93/*
94 * Pinconf is represented in an opaque unsigned long variable.
95 * Below is the bit allocation details for each possible configuration.
96 * All the bit fields can be encapsulated into four variables
97 * (direction, retime-type, retime-clk, retime-delay)
98 *
99 * +----------------+
100 *[31:28]| reserved-3 |
101 * +----------------+-------------
102 *[27] | oe | |
103 * +----------------+ v
104 *[26] | pu | [Direction ]
105 * +----------------+ ^
106 *[25] | od | |
107 * +----------------+-------------
108 *[24] | reserved-2 |
109 * +----------------+-------------
110 *[23] | retime | |
111 * +----------------+ |
112 *[22] | retime-invclk | |
113 * +----------------+ v
114 *[21] |retime-clknotdat| [Retime-type ]
115 * +----------------+ ^
116 *[20] | retime-de | |
117 * +----------------+-------------
118 *[19:18]| retime-clk |------>[Retime-Clk ]
119 * +----------------+
120 *[17:16]| reserved-1 |
121 * +----------------+
122 *[15..0]| retime-delay |------>[Retime Delay]
123 * +----------------+
124 */
125
126#define ST_PINCONF_UNPACK(conf, param)\
127 ((conf >> ST_PINCONF_ ##param ##_SHIFT) \
128 & ST_PINCONF_ ##param ##_MASK)
129
130#define ST_PINCONF_PACK(conf, val, param) (conf |=\
131 ((val & ST_PINCONF_ ##param ##_MASK) << \
132 ST_PINCONF_ ##param ##_SHIFT))
133
134/* Output enable */
135#define ST_PINCONF_OE_MASK 0x1
136#define ST_PINCONF_OE_SHIFT 27
137#define ST_PINCONF_OE BIT(27)
138#define ST_PINCONF_UNPACK_OE(conf) ST_PINCONF_UNPACK(conf, OE)
139#define ST_PINCONF_PACK_OE(conf) ST_PINCONF_PACK(conf, 1, OE)
140
141/* Pull Up */
142#define ST_PINCONF_PU_MASK 0x1
143#define ST_PINCONF_PU_SHIFT 26
144#define ST_PINCONF_PU BIT(26)
145#define ST_PINCONF_UNPACK_PU(conf) ST_PINCONF_UNPACK(conf, PU)
146#define ST_PINCONF_PACK_PU(conf) ST_PINCONF_PACK(conf, 1, PU)
147
148/* Open Drain */
149#define ST_PINCONF_OD_MASK 0x1
150#define ST_PINCONF_OD_SHIFT 25
151#define ST_PINCONF_OD BIT(25)
152#define ST_PINCONF_UNPACK_OD(conf) ST_PINCONF_UNPACK(conf, OD)
153#define ST_PINCONF_PACK_OD(conf) ST_PINCONF_PACK(conf, 1, OD)
154
155#define ST_PINCONF_RT_MASK 0x1
156#define ST_PINCONF_RT_SHIFT 23
157#define ST_PINCONF_RT BIT(23)
158#define ST_PINCONF_UNPACK_RT(conf) ST_PINCONF_UNPACK(conf, RT)
159#define ST_PINCONF_PACK_RT(conf) ST_PINCONF_PACK(conf, 1, RT)
160
161#define ST_PINCONF_RT_INVERTCLK_MASK 0x1
162#define ST_PINCONF_RT_INVERTCLK_SHIFT 22
163#define ST_PINCONF_RT_INVERTCLK BIT(22)
164#define ST_PINCONF_UNPACK_RT_INVERTCLK(conf) \
165 ST_PINCONF_UNPACK(conf, RT_INVERTCLK)
166#define ST_PINCONF_PACK_RT_INVERTCLK(conf) \
167 ST_PINCONF_PACK(conf, 1, RT_INVERTCLK)
168
169#define ST_PINCONF_RT_CLKNOTDATA_MASK 0x1
170#define ST_PINCONF_RT_CLKNOTDATA_SHIFT 21
171#define ST_PINCONF_RT_CLKNOTDATA BIT(21)
172#define ST_PINCONF_UNPACK_RT_CLKNOTDATA(conf) \
173 ST_PINCONF_UNPACK(conf, RT_CLKNOTDATA)
174#define ST_PINCONF_PACK_RT_CLKNOTDATA(conf) \
175 ST_PINCONF_PACK(conf, 1, RT_CLKNOTDATA)
176
177#define ST_PINCONF_RT_DOUBLE_EDGE_MASK 0x1
178#define ST_PINCONF_RT_DOUBLE_EDGE_SHIFT 20
179#define ST_PINCONF_RT_DOUBLE_EDGE BIT(20)
180#define ST_PINCONF_UNPACK_RT_DOUBLE_EDGE(conf) \
181 ST_PINCONF_UNPACK(conf, RT_DOUBLE_EDGE)
182#define ST_PINCONF_PACK_RT_DOUBLE_EDGE(conf) \
183 ST_PINCONF_PACK(conf, 1, RT_DOUBLE_EDGE)
184
185#define ST_PINCONF_RT_CLK_MASK 0x3
186#define ST_PINCONF_RT_CLK_SHIFT 18
187#define ST_PINCONF_RT_CLK BIT(18)
188#define ST_PINCONF_UNPACK_RT_CLK(conf) ST_PINCONF_UNPACK(conf, RT_CLK)
189#define ST_PINCONF_PACK_RT_CLK(conf, val) ST_PINCONF_PACK(conf, val, RT_CLK)
190
191/* RETIME_DELAY in Pico Secs */
192#define ST_PINCONF_RT_DELAY_MASK 0xffff
193#define ST_PINCONF_RT_DELAY_SHIFT 0
194#define ST_PINCONF_UNPACK_RT_DELAY(conf) ST_PINCONF_UNPACK(conf, RT_DELAY)
195#define ST_PINCONF_PACK_RT_DELAY(conf, val) \
196 ST_PINCONF_PACK(conf, val, RT_DELAY)
197
198#define ST_GPIO_PINS_PER_BANK (8)
199#define OF_GPIO_ARGS_MIN (4)
200#define OF_RT_ARGS_MIN (2)
201
202#define gpio_range_to_bank(chip) \
203 container_of(chip, struct st_gpio_bank, range)
204
205#define gpio_chip_to_bank(chip) \
206 container_of(chip, struct st_gpio_bank, gpio_chip)
207
208
209enum st_retime_style {
210 st_retime_style_none,
211 st_retime_style_packed,
212 st_retime_style_dedicated,
213};
214
215struct st_retime_dedicated {
216 struct regmap_field *rt[ST_GPIO_PINS_PER_BANK];
217};
218
219struct st_retime_packed {
220 struct regmap_field *clk1notclk0;
221 struct regmap_field *delay_0;
222 struct regmap_field *delay_1;
223 struct regmap_field *invertclk;
224 struct regmap_field *retime;
225 struct regmap_field *clknotdata;
226 struct regmap_field *double_edge;
227};
228
229struct st_pio_control {
230 u32 rt_pin_mask;
231 struct regmap_field *alt, *oe, *pu, *od;
232 /* retiming */
233 union {
234 struct st_retime_packed rt_p;
235 struct st_retime_dedicated rt_d;
236 } rt;
237};
238
239struct st_pctl_data {
240 enum st_retime_style rt_style;
241 unsigned int *input_delays;
242 int ninput_delays;
243 unsigned int *output_delays;
244 int noutput_delays;
245 /* register offset information */
246 int alt, oe, pu, od, rt;
247};
248
249struct st_pinconf {
250 int pin;
251 const char *name;
252 unsigned long config;
253 int altfunc;
254};
255
256struct st_pmx_func {
257 const char *name;
258 const char **groups;
259 unsigned ngroups;
260};
261
262struct st_pctl_group {
263 const char *name;
264 unsigned int *pins;
265 unsigned npins;
266 struct st_pinconf *pin_conf;
267};
268
269struct st_gpio_bank {
270 struct gpio_chip gpio_chip;
271 struct pinctrl_gpio_range range;
272 void __iomem *base;
273 struct st_pio_control pc;
274};
275
276struct st_pinctrl {
277 struct device *dev;
278 struct pinctrl_dev *pctl;
279 struct st_gpio_bank *banks;
280 int nbanks;
281 struct st_pmx_func *functions;
282 int nfunctions;
283 struct st_pctl_group *groups;
284 int ngroups;
285 struct regmap *regmap;
286 const struct st_pctl_data *data;
287};
288
289/* SOC specific data */
290/* STiH415 data */
ef75bfd5
SK		 291static unsigned int stih415_input_delays[] = {0, 500, 1000, 1500};
292static unsigned int stih415_output_delays[] = {0, 1000, 2000, 3000};
701016c0
SK		 293
294#define STIH415_PCTRL_COMMON_DATA \
295 .rt_style = st_retime_style_packed, \
296 .input_delays = stih415_input_delays, \
297 .ninput_delays = 4, \
298 .output_delays = stih415_output_delays, \
299 .noutput_delays = 4
300
301static const struct st_pctl_data stih415_sbc_data = {
302 STIH415_PCTRL_COMMON_DATA,
303 .alt = 0, .oe = 5, .pu = 7, .od = 9, .rt = 16,
304};
305
306static const struct st_pctl_data stih415_front_data = {
307 STIH415_PCTRL_COMMON_DATA,
308 .alt = 0, .oe = 8, .pu = 10, .od = 12, .rt = 16,
309};
310
311static const struct st_pctl_data stih415_rear_data = {
312 STIH415_PCTRL_COMMON_DATA,
313 .alt = 0, .oe = 6, .pu = 8, .od = 10, .rt = 38,
314};
315
316static const struct st_pctl_data stih415_left_data = {
317 STIH415_PCTRL_COMMON_DATA,
318 .alt = 0, .oe = 3, .pu = 4, .od = 5, .rt = 6,
319};
320
321static const struct st_pctl_data stih415_right_data = {
322 STIH415_PCTRL_COMMON_DATA,
323 .alt = 0, .oe = 5, .pu = 7, .od = 9, .rt = 11,
324};
325
326/* STiH416 data */
ef75bfd5 327static unsigned int stih416_delays[] = {0, 300, 500, 750, 1000, 1250, 1500,
701016c0
SK		 328 1750, 2000, 2250, 2500, 2750, 3000, 3250 };
329
330static const struct st_pctl_data stih416_data = {
331 .rt_style = st_retime_style_dedicated,
332 .input_delays = stih416_delays,
333 .ninput_delays = 14,
334 .output_delays = stih416_delays,
335 .noutput_delays = 14,
336 .alt = 0, .oe = 40, .pu = 50, .od = 60, .rt = 100,
337};
338
339/* Low level functions.. */
340static inline int st_gpio_bank(int gpio)
341{
342 return gpio/ST_GPIO_PINS_PER_BANK;
343}
344
345static inline int st_gpio_pin(int gpio)
346{
347 return gpio%ST_GPIO_PINS_PER_BANK;
348}
349
350static void st_pinconf_set_config(struct st_pio_control *pc,
351 int pin, unsigned long config)
352{
353 struct regmap_field *output_enable = pc->oe;
354 struct regmap_field *pull_up = pc->pu;
355 struct regmap_field *open_drain = pc->od;
356 unsigned int oe_value, pu_value, od_value;
357 unsigned long mask = BIT(pin);
358
359 regmap_field_read(output_enable, &oe_value);
360 regmap_field_read(pull_up, &pu_value);
361 regmap_field_read(open_drain, &od_value);
362
363 /* Clear old values */
364 oe_value &= ~mask;
365 pu_value &= ~mask;
366 od_value &= ~mask;
367
368 if (config & ST_PINCONF_OE)
369 oe_value |= mask;
370 if (config & ST_PINCONF_PU)
371 pu_value |= mask;
372 if (config & ST_PINCONF_OD)
373 od_value |= mask;
374
375 regmap_field_write(output_enable, oe_value);
376 regmap_field_write(pull_up, pu_value);
377 regmap_field_write(open_drain, od_value);
378}
379
380static void st_pctl_set_function(struct st_pio_control *pc,
381 int pin_id, int function)
382{
383 struct regmap_field *alt = pc->alt;
384 unsigned int val;
385 int pin = st_gpio_pin(pin_id);
386 int offset = pin * 4;
387
388 regmap_field_read(alt, &val);
389 val &= ~(0xf << offset);
390 val |= function << offset;
391 regmap_field_write(alt, val);
392}
393
394static unsigned long st_pinconf_delay_to_bit(unsigned int delay,
395 const struct st_pctl_data *data, unsigned long config)
396{
397 unsigned int *delay_times;
398 int num_delay_times, i, closest_index = -1;
399 unsigned int closest_divergence = UINT_MAX;
400
401 if (ST_PINCONF_UNPACK_OE(config)) {
402 delay_times = data->output_delays;
403 num_delay_times = data->noutput_delays;
404 } else {
405 delay_times = data->input_delays;
406 num_delay_times = data->ninput_delays;
407 }
408
409 for (i = 0; i < num_delay_times; i++) {
410 unsigned int divergence = abs(delay - delay_times[i]);
411
412 if (divergence == 0)
413 return i;
414
415 if (divergence < closest_divergence) {
416 closest_divergence = divergence;
417 closest_index = i;
418 }
419 }
420
421 pr_warn("Attempt to set delay %d, closest available %d\n",
422 delay, delay_times[closest_index]);
423
424 return closest_index;
425}
426
427static unsigned long st_pinconf_bit_to_delay(unsigned int index,
428 const struct st_pctl_data *data, unsigned long output)
429{
430 unsigned int *delay_times;
431 int num_delay_times;
432
433 if (output) {
434 delay_times = data->output_delays;
435 num_delay_times = data->noutput_delays;
436 } else {
437 delay_times = data->input_delays;
438 num_delay_times = data->ninput_delays;
439 }
440
441 if (index < num_delay_times) {
442 return delay_times[index];
443 } else {
444 pr_warn("Delay not found in/out delay list\n");
445 return 0;
446 }
447}
448
449static void st_regmap_field_bit_set_clear_pin(struct regmap_field *field,
450 int enable, int pin)
451{
452 unsigned int val = 0;
453
454 regmap_field_read(field, &val);
455 if (enable)
456 val |= BIT(pin);
457 else
458 val &= ~BIT(pin);
459 regmap_field_write(field, val);
460}
461
462static void st_pinconf_set_retime_packed(struct st_pinctrl *info,
463 struct st_pio_control *pc, unsigned long config, int pin)
464{
465 const struct st_pctl_data *data = info->data;
466 struct st_retime_packed *rt_p = &pc->rt.rt_p;
467 unsigned int delay;
468
469 st_regmap_field_bit_set_clear_pin(rt_p->clk1notclk0,
470 ST_PINCONF_UNPACK_RT_CLK(config), pin);
471
472 st_regmap_field_bit_set_clear_pin(rt_p->clknotdata,
473 ST_PINCONF_UNPACK_RT_CLKNOTDATA(config), pin);
474
475 st_regmap_field_bit_set_clear_pin(rt_p->double_edge,
476 ST_PINCONF_UNPACK_RT_DOUBLE_EDGE(config), pin);
477
478 st_regmap_field_bit_set_clear_pin(rt_p->invertclk,
479 ST_PINCONF_UNPACK_RT_INVERTCLK(config), pin);
480
481 st_regmap_field_bit_set_clear_pin(rt_p->retime,
482 ST_PINCONF_UNPACK_RT(config), pin);
483
484 delay = st_pinconf_delay_to_bit(ST_PINCONF_UNPACK_RT_DELAY(config),
485 data, config);
486 /* 2 bit delay, lsb */
487 st_regmap_field_bit_set_clear_pin(rt_p->delay_0, delay & 0x1, pin);
488 /* 2 bit delay, msb */
489 st_regmap_field_bit_set_clear_pin(rt_p->delay_1, delay & 0x2, pin);
490
491}
492
493static void st_pinconf_set_retime_dedicated(struct st_pinctrl *info,
494 struct st_pio_control *pc, unsigned long config, int pin)
495{
496 int input = ST_PINCONF_UNPACK_OE(config) ? 0 : 1;
497 int clk = ST_PINCONF_UNPACK_RT_CLK(config);
498 int clknotdata = ST_PINCONF_UNPACK_RT_CLKNOTDATA(config);
499 int double_edge = ST_PINCONF_UNPACK_RT_DOUBLE_EDGE(config);
500 int invertclk = ST_PINCONF_UNPACK_RT_INVERTCLK(config);
501 int retime = ST_PINCONF_UNPACK_RT(config);
502
503 unsigned long delay = st_pinconf_delay_to_bit(
504 ST_PINCONF_UNPACK_RT_DELAY(config),
505 info->data, config);
506 struct st_retime_dedicated *rt_d = &pc->rt.rt_d;
507
508 unsigned long retime_config =
509 ((clk) << RT_D_CFG_CLK_SHIFT) |
510 ((delay) << RT_D_CFG_DELAY_SHIFT) |
511 ((input) << RT_D_CFG_DELAY_INNOTOUT_SHIFT) |
512 ((retime) << RT_D_CFG_RETIME_SHIFT) |
513 ((clknotdata) << RT_D_CFG_CLKNOTDATA_SHIFT) |
514 ((invertclk) << RT_D_CFG_INVERTCLK_SHIFT) |
515 ((double_edge) << RT_D_CFG_DOUBLE_EDGE_SHIFT);
516
517 regmap_field_write(rt_d->rt[pin], retime_config);
518}
519
520static void st_pinconf_get_direction(struct st_pio_control *pc,
521 int pin, unsigned long *config)
522{
523 unsigned int oe_value, pu_value, od_value;
524
525 regmap_field_read(pc->oe, &oe_value);
526 regmap_field_read(pc->pu, &pu_value);
527 regmap_field_read(pc->od, &od_value);
528
529 if (oe_value & BIT(pin))
530 ST_PINCONF_PACK_OE(*config);
531 if (pu_value & BIT(pin))
532 ST_PINCONF_PACK_PU(*config);
533 if (od_value & BIT(pin))
534 ST_PINCONF_PACK_OD(*config);
535
536}
537
538static int st_pinconf_get_retime_packed(struct st_pinctrl *info,
539 struct st_pio_control *pc, int pin, unsigned long *config)
540{
541 const struct st_pctl_data *data = info->data;
542 struct st_retime_packed *rt_p = &pc->rt.rt_p;
543 unsigned int delay_bits, delay, delay0, delay1, val;
544 int output = ST_PINCONF_UNPACK_OE(*config);
545
546 if (!regmap_field_read(rt_p->retime, &val) && (val & BIT(pin)))
547 ST_PINCONF_PACK_RT(*config);
548
549 if (!regmap_field_read(rt_p->clk1notclk0, &val) && (val & BIT(pin)))
550 ST_PINCONF_PACK_RT_CLK(*config, 1);
551
552 if (!regmap_field_read(rt_p->clknotdata, &val) && (val & BIT(pin)))
553 ST_PINCONF_PACK_RT_CLKNOTDATA(*config);
554
555 if (!regmap_field_read(rt_p->double_edge, &val) && (val & BIT(pin)))
556 ST_PINCONF_PACK_RT_DOUBLE_EDGE(*config);
557
558 if (!regmap_field_read(rt_p->invertclk, &val) && (val & BIT(pin)))
559 ST_PINCONF_PACK_RT_INVERTCLK(*config);
560
561 regmap_field_read(rt_p->delay_0, &delay0);
562 regmap_field_read(rt_p->delay_1, &delay1);
563 delay_bits = (((delay1 & BIT(pin)) ? 1 : 0) << 1) |
564 (((delay0 & BIT(pin)) ? 1 : 0));
565 delay = st_pinconf_bit_to_delay(delay_bits, data, output);
566 ST_PINCONF_PACK_RT_DELAY(*config, delay);
567
568 return 0;
569}
570
571static int st_pinconf_get_retime_dedicated(struct st_pinctrl *info,
572 struct st_pio_control *pc, int pin, unsigned long *config)
573{
574 unsigned int value;
575 unsigned long delay_bits, delay, rt_clk;
576 int output = ST_PINCONF_UNPACK_OE(*config);
577 struct st_retime_dedicated *rt_d = &pc->rt.rt_d;
578
579 regmap_field_read(rt_d->rt[pin], &value);
580
581 rt_clk = (value & RT_D_CFG_CLK_MASK) >> RT_D_CFG_CLK_SHIFT;
582 ST_PINCONF_PACK_RT_CLK(*config, rt_clk);
583
584 delay_bits = (value & RT_D_CFG_DELAY_MASK) >> RT_D_CFG_DELAY_SHIFT;
585 delay = st_pinconf_bit_to_delay(delay_bits, info->data, output);
586 ST_PINCONF_PACK_RT_DELAY(*config, delay);
587
588 if (value & RT_D_CFG_CLKNOTDATA_MASK)
589 ST_PINCONF_PACK_RT_CLKNOTDATA(*config);
590
591 if (value & RT_D_CFG_DOUBLE_EDGE_MASK)
592 ST_PINCONF_PACK_RT_DOUBLE_EDGE(*config);
593
594 if (value & RT_D_CFG_INVERTCLK_MASK)
595 ST_PINCONF_PACK_RT_INVERTCLK(*config);
596
597 if (value & RT_D_CFG_RETIME_MASK)
598 ST_PINCONF_PACK_RT(*config);
599
600 return 0;
601}
602
603/* GPIO related functions */
604
605static inline void __st_gpio_set(struct st_gpio_bank *bank,
606 unsigned offset, int value)
607{
608 if (value)
609 writel(BIT(offset), bank->base + REG_PIO_SET_POUT);
610 else
611 writel(BIT(offset), bank->base + REG_PIO_CLR_POUT);
612}
613
614static void st_gpio_direction(struct st_gpio_bank *bank,
615 unsigned int gpio, unsigned int direction)
616{
617 int offset = st_gpio_pin(gpio);
618 int i = 0;
619 /**
620 * There are three configuration registers (PIOn_PC0, PIOn_PC1
621 * and PIOn_PC2) for each port. These are used to configure the
622 * PIO port pins. Each pin can be configured as an input, output,
623 * bidirectional, or alternative function pin. Three bits, one bit
624 * from each of the three registers, configure the corresponding bit of
625 * the port. Valid bit settings is:
626 *
627 * PC2 PC1 PC0 Direction.
628 * 0 0 0 [Input Weak pull-up]
629 * 0 0 or 1 1 [Bidirection]
630 * 0 1 0 [Output]
631 * 1 0 0 [Input]
632 *
633 * PIOn_SET_PC and PIOn_CLR_PC registers are used to set and clear bits
634 * individually.
635 */
636 for (i = 0; i <= 2; i++) {
637 if (direction & BIT(i))
638 writel(BIT(offset), bank->base + REG_PIO_SET_PC(i));
639 else
640 writel(BIT(offset), bank->base + REG_PIO_CLR_PC(i));
641 }
642}
643
644static int st_gpio_request(struct gpio_chip *chip, unsigned offset)
645{
646 return pinctrl_request_gpio(chip->base + offset);
647}
648
649static void st_gpio_free(struct gpio_chip *chip, unsigned offset)
650{
651 pinctrl_free_gpio(chip->base + offset);
652}
653
654static int st_gpio_get(struct gpio_chip *chip, unsigned offset)
655{
656 struct st_gpio_bank *bank = gpio_chip_to_bank(chip);
657
658 return !!(readl(bank->base + REG_PIO_PIN) & BIT(offset));
659}
660
661static void st_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
662{
663 struct st_gpio_bank *bank = gpio_chip_to_bank(chip);
664 __st_gpio_set(bank, offset, value);
665}
666
667static int st_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
668{
669 pinctrl_gpio_direction_input(chip->base + offset);
670
671 return 0;
672}
673
674static int st_gpio_direction_output(struct gpio_chip *chip,
675 unsigned offset, int value)
676{
677 struct st_gpio_bank *bank = gpio_chip_to_bank(chip);
678
679 __st_gpio_set(bank, offset, value);
680 pinctrl_gpio_direction_output(chip->base + offset);
681
682 return 0;
683}
684
685static int st_gpio_xlate(struct gpio_chip *gc,
686 const struct of_phandle_args *gpiospec, u32 *flags)
687{
688 if (WARN_ON(gc->of_gpio_n_cells < 1))
689 return -EINVAL;
690
691 if (WARN_ON(gpiospec->args_count < gc->of_gpio_n_cells))
692 return -EINVAL;
693
694 if (gpiospec->args[0] > gc->ngpio)
695 return -EINVAL;
696
697 return gpiospec->args[0];
698}
699
700/* Pinctrl Groups */
701static int st_pctl_get_groups_count(struct pinctrl_dev *pctldev)
702{
703 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
704
705 return info->ngroups;
706}
707
708static const char *st_pctl_get_group_name(struct pinctrl_dev *pctldev,
709 unsigned selector)
710{
711 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
712
713 return info->groups[selector].name;
714}
715
716static int st_pctl_get_group_pins(struct pinctrl_dev *pctldev,
717 unsigned selector, const unsigned **pins, unsigned *npins)
718{
719 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
720
721 if (selector >= info->ngroups)
722 return -EINVAL;
723
724 *pins = info->groups[selector].pins;
725 *npins = info->groups[selector].npins;
726
727 return 0;
728}
729
730static const inline struct st_pctl_group *st_pctl_find_group_by_name(
731 const struct st_pinctrl *info, const char *name)
732{
733 int i;
734
735 for (i = 0; i < info->ngroups; i++) {
736 if (!strcmp(info->groups[i].name, name))
737 return &info->groups[i];
738 }
739
740 return NULL;
741}
742
743static int st_pctl_dt_node_to_map(struct pinctrl_dev *pctldev,
744 struct device_node *np, struct pinctrl_map **map, unsigned *num_maps)
745{
746 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
747 const struct st_pctl_group *grp;
748 struct pinctrl_map *new_map;
749 struct device_node *parent;
750 int map_num, i;
751
752 grp = st_pctl_find_group_by_name(info, np->name);
753 if (!grp) {
754 dev_err(info->dev, "unable to find group for node %s\n",
755 np->name);
756 return -EINVAL;
757 }
758
759 map_num = grp->npins + 1;
760 new_map = devm_kzalloc(pctldev->dev,
761 sizeof(*new_map) * map_num, GFP_KERNEL);
762 if (!new_map)
763 return -ENOMEM;
764
765 parent = of_get_parent(np);
766 if (!parent) {
767 devm_kfree(pctldev->dev, new_map);
768 return -EINVAL;
769 }
770
771 *map = new_map;
772 *num_maps = map_num;
773 new_map[0].type = PIN_MAP_TYPE_MUX_GROUP;
774 new_map[0].data.mux.function = parent->name;
775 new_map[0].data.mux.group = np->name;
776 of_node_put(parent);
777
778 /* create config map per pin */
779 new_map++;
780 for (i = 0; i < grp->npins; i++) {
781 new_map[i].type = PIN_MAP_TYPE_CONFIGS_PIN;
782 new_map[i].data.configs.group_or_pin =
783 pin_get_name(pctldev, grp->pins[i]);
784 new_map[i].data.configs.configs = &grp->pin_conf[i].config;
785 new_map[i].data.configs.num_configs = 1;
786 }
787 dev_info(pctldev->dev, "maps: function %s group %s num %d\n",
788 (*map)->data.mux.function, grp->name, map_num);
789
790 return 0;
791}
792
793static void st_pctl_dt_free_map(struct pinctrl_dev *pctldev,
794 struct pinctrl_map *map, unsigned num_maps)
795{
796}
797
798static struct pinctrl_ops st_pctlops = {
799 .get_groups_count = st_pctl_get_groups_count,
800 .get_group_pins = st_pctl_get_group_pins,
801 .get_group_name = st_pctl_get_group_name,
802 .dt_node_to_map = st_pctl_dt_node_to_map,
803 .dt_free_map = st_pctl_dt_free_map,
804};
805
806/* Pinmux */
807static int st_pmx_get_funcs_count(struct pinctrl_dev *pctldev)
808{
809 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
810
811 return info->nfunctions;
812}
813
ef75bfd5 814static const char *st_pmx_get_fname(struct pinctrl_dev *pctldev,
701016c0
SK		 815 unsigned selector)
816{
817 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
818
819 return info->functions[selector].name;
820}
821
822static int st_pmx_get_groups(struct pinctrl_dev *pctldev,
823 unsigned selector, const char * const **grps, unsigned * const ngrps)
824{
825 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
826 *grps = info->functions[selector].groups;
827 *ngrps = info->functions[selector].ngroups;
828
829 return 0;
830}
831
832static struct st_pio_control *st_get_pio_control(
833 struct pinctrl_dev *pctldev, int pin)
834{
835 struct pinctrl_gpio_range *range =
836 pinctrl_find_gpio_range_from_pin(pctldev, pin);
837 struct st_gpio_bank *bank = gpio_range_to_bank(range);
838
839 return &bank->pc;
840}
841
842static int st_pmx_enable(struct pinctrl_dev *pctldev, unsigned fselector,
843 unsigned group)
844{
845 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
846 struct st_pinconf *conf = info->groups[group].pin_conf;
847 struct st_pio_control *pc;
848 int i;
849
850 for (i = 0; i < info->groups[group].npins; i++) {
851 pc = st_get_pio_control(pctldev, conf[i].pin);
852 st_pctl_set_function(pc, conf[i].pin, conf[i].altfunc);
853 }
854
855 return 0;
856}
857
858static void st_pmx_disable(struct pinctrl_dev *pctldev, unsigned selector,
859 unsigned group)
860{
861}
862
863static int st_pmx_set_gpio_direction(struct pinctrl_dev *pctldev,
864 struct pinctrl_gpio_range *range, unsigned gpio,
865 bool input)
866{
867 struct st_gpio_bank *bank = gpio_range_to_bank(range);
868 /*
869 * When a PIO bank is used in its primary function mode (altfunc = 0)
870 * Output Enable (OE), Open Drain(OD), and Pull Up (PU)
871 * for the primary PIO functions are driven by the related PIO block
872 */
873 st_pctl_set_function(&bank->pc, gpio, 0);
874 st_gpio_direction(bank, gpio, input ?
875 ST_GPIO_DIRECTION_IN : ST_GPIO_DIRECTION_OUT);
876
877 return 0;
878}
879
880static struct pinmux_ops st_pmxops = {
881 .get_functions_count = st_pmx_get_funcs_count,
882 .get_function_name = st_pmx_get_fname,
883 .get_function_groups = st_pmx_get_groups,
884 .enable = st_pmx_enable,
885 .disable = st_pmx_disable,
886 .gpio_set_direction = st_pmx_set_gpio_direction,
887};
888
889/* Pinconf */
890static void st_pinconf_get_retime(struct st_pinctrl *info,
891 struct st_pio_control *pc, int pin, unsigned long *config)
892{
893 if (info->data->rt_style == st_retime_style_packed)
894 st_pinconf_get_retime_packed(info, pc, pin, config);
895 else if (info->data->rt_style == st_retime_style_dedicated)
896 if ((BIT(pin) & pc->rt_pin_mask))
897 st_pinconf_get_retime_dedicated(info, pc,
898 pin, config);
899}
900
901static void st_pinconf_set_retime(struct st_pinctrl *info,
902 struct st_pio_control *pc, int pin, unsigned long config)
903{
904 if (info->data->rt_style == st_retime_style_packed)
905 st_pinconf_set_retime_packed(info, pc, config, pin);
906 else if (info->data->rt_style == st_retime_style_dedicated)
907 if ((BIT(pin) & pc->rt_pin_mask))
908 st_pinconf_set_retime_dedicated(info, pc,
909 config, pin);
910}
911
03b054e9
SY		 912static int st_pinconf_set(struct pinctrl_dev *pctldev, unsigned pin_id,
913 unsigned long *configs, unsigned num_configs)
701016c0
SK		 914{
915 int pin = st_gpio_pin(pin_id);
916 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
917 struct st_pio_control *pc = st_get_pio_control(pctldev, pin_id);
03b054e9 918 int i;
701016c0 919
03b054e9
SY		 920 for (i = 0; i < num_configs; i++) {
921 st_pinconf_set_config(pc, pin, configs[i]);
922 st_pinconf_set_retime(info, pc, pin, configs[i]);
923 } /* for each config */
701016c0
SK		 924
925 return 0;
926}
927
928static int st_pinconf_get(struct pinctrl_dev *pctldev,
929 unsigned pin_id, unsigned long *config)
930{
931 int pin = st_gpio_pin(pin_id);
932 struct st_pinctrl *info = pinctrl_dev_get_drvdata(pctldev);
933 struct st_pio_control *pc = st_get_pio_control(pctldev, pin_id);
934
935 *config = 0;
936 st_pinconf_get_direction(pc, pin, config);
937 st_pinconf_get_retime(info, pc, pin, config);
938
939 return 0;
940}
941
942static void st_pinconf_dbg_show(struct pinctrl_dev *pctldev,
943 struct seq_file *s, unsigned pin_id)
944{
945 unsigned long config;
946 st_pinconf_get(pctldev, pin_id, &config);
947
948 seq_printf(s, "[OE:%ld,PU:%ld,OD:%ld]\n"
949 "\t\t[retime:%ld,invclk:%ld,clknotdat:%ld,"
950 "de:%ld,rt-clk:%ld,rt-delay:%ld]",
951 ST_PINCONF_UNPACK_OE(config),
952 ST_PINCONF_UNPACK_PU(config),
953 ST_PINCONF_UNPACK_OD(config),
954 ST_PINCONF_UNPACK_RT(config),
955 ST_PINCONF_UNPACK_RT_INVERTCLK(config),
956 ST_PINCONF_UNPACK_RT_CLKNOTDATA(config),
957 ST_PINCONF_UNPACK_RT_DOUBLE_EDGE(config),
958 ST_PINCONF_UNPACK_RT_CLK(config),
959 ST_PINCONF_UNPACK_RT_DELAY(config));
960}
961
962static struct pinconf_ops st_confops = {
963 .pin_config_get = st_pinconf_get,
964 .pin_config_set = st_pinconf_set,
965 .pin_config_dbg_show = st_pinconf_dbg_show,
966};
967
968static void st_pctl_dt_child_count(struct st_pinctrl *info,
969 struct device_node *np)
970{
971 struct device_node *child;
972 for_each_child_of_node(np, child) {
973 if (of_property_read_bool(child, "gpio-controller")) {
974 info->nbanks++;
975 } else {
976 info->nfunctions++;
977 info->ngroups += of_get_child_count(child);
978 }
979 }
980}
981
982static int st_pctl_dt_setup_retime_packed(struct st_pinctrl *info,
983 int bank, struct st_pio_control *pc)
984{
985 struct device *dev = info->dev;
986 struct regmap *rm = info->regmap;
987 const struct st_pctl_data *data = info->data;
988 /* 2 registers per bank */
989 int reg = (data->rt + bank * RT_P_CFGS_PER_BANK) * 4;
990 struct st_retime_packed *rt_p = &pc->rt.rt_p;
991 /* cfg0 */
992 struct reg_field clk1notclk0 = RT_P_CFG0_CLK1NOTCLK0_FIELD(reg);
993 struct reg_field delay_0 = RT_P_CFG0_DELAY_0_FIELD(reg);
994 struct reg_field delay_1 = RT_P_CFG0_DELAY_1_FIELD(reg);
995 /* cfg1 */
996 struct reg_field invertclk = RT_P_CFG1_INVERTCLK_FIELD(reg + 4);
997 struct reg_field retime = RT_P_CFG1_RETIME_FIELD(reg + 4);
998 struct reg_field clknotdata = RT_P_CFG1_CLKNOTDATA_FIELD(reg + 4);
999 struct reg_field double_edge = RT_P_CFG1_DOUBLE_EDGE_FIELD(reg + 4);
1000
1001 rt_p->clk1notclk0 = devm_regmap_field_alloc(dev, rm, clk1notclk0);
1002 rt_p->delay_0 = devm_regmap_field_alloc(dev, rm, delay_0);
1003 rt_p->delay_1 = devm_regmap_field_alloc(dev, rm, delay_1);
1004 rt_p->invertclk = devm_regmap_field_alloc(dev, rm, invertclk);
1005 rt_p->retime = devm_regmap_field_alloc(dev, rm, retime);
1006 rt_p->clknotdata = devm_regmap_field_alloc(dev, rm, clknotdata);
1007 rt_p->double_edge = devm_regmap_field_alloc(dev, rm, double_edge);
1008
1009 if (IS_ERR(rt_p->clk1notclk0) || IS_ERR(rt_p->delay_0) ||
1010 IS_ERR(rt_p->delay_1) || IS_ERR(rt_p->invertclk) ||
1011 IS_ERR(rt_p->retime) || IS_ERR(rt_p->clknotdata) ||
1012 IS_ERR(rt_p->double_edge))
1013 return -EINVAL;
1014
1015 return 0;
1016}
1017
1018static int st_pctl_dt_setup_retime_dedicated(struct st_pinctrl *info,
1019 int bank, struct st_pio_control *pc)
1020{
1021 struct device *dev = info->dev;
1022 struct regmap *rm = info->regmap;
1023 const struct st_pctl_data *data = info->data;
1024 /* 8 registers per bank */
1025 int reg_offset = (data->rt + bank * RT_D_CFGS_PER_BANK) * 4;
1026 struct st_retime_dedicated *rt_d = &pc->rt.rt_d;
1027 unsigned int j;
1028 u32 pin_mask = pc->rt_pin_mask;
1029
1030 for (j = 0; j < RT_D_CFGS_PER_BANK; j++) {
1031 if (BIT(j) & pin_mask) {
1032 struct reg_field reg = REG_FIELD(reg_offset, 0, 31);
1033 rt_d->rt[j] = devm_regmap_field_alloc(dev, rm, reg);
1034 if (IS_ERR(rt_d->rt[j]))
1035 return -EINVAL;
1036 reg_offset += 4;
1037 }
1038 }
1039 return 0;
1040}
1041
1042static int st_pctl_dt_setup_retime(struct st_pinctrl *info,
1043 int bank, struct st_pio_control *pc)
1044{
1045 const struct st_pctl_data *data = info->data;
1046 if (data->rt_style == st_retime_style_packed)
1047 return st_pctl_dt_setup_retime_packed(info, bank, pc);
1048 else if (data->rt_style == st_retime_style_dedicated)
1049 return st_pctl_dt_setup_retime_dedicated(info, bank, pc);
1050
1051 return -EINVAL;
1052}
1053
1054static int st_parse_syscfgs(struct st_pinctrl *info,
1055 int bank, struct device_node *np)
1056{
1057 const struct st_pctl_data *data = info->data;
1058 /**
1059 * For a given shared register like OE/PU/OD, there are 8 bits per bank
1060 * 0:7 belongs to bank0, 8:15 belongs to bank1 ...
1061 * So each register is shared across 4 banks.
1062 */
1063 int lsb = (bank%4) * ST_GPIO_PINS_PER_BANK;
1064 int msb = lsb + ST_GPIO_PINS_PER_BANK - 1;
1065 struct reg_field alt_reg = REG_FIELD((data->alt + bank) * 4, 0, 31);
1066 struct reg_field oe_reg = REG_FIELD((data->oe + bank/4) * 4, lsb, msb);
1067 struct reg_field pu_reg = REG_FIELD((data->pu + bank/4) * 4, lsb, msb);
1068 struct reg_field od_reg = REG_FIELD((data->od + bank/4) * 4, lsb, msb);
1069 struct st_pio_control *pc = &info->banks[bank].pc;
1070 struct device *dev = info->dev;
1071 struct regmap *regmap = info->regmap;
1072
1073 pc->alt = devm_regmap_field_alloc(dev, regmap, alt_reg);
1074 pc->oe = devm_regmap_field_alloc(dev, regmap, oe_reg);
1075 pc->pu = devm_regmap_field_alloc(dev, regmap, pu_reg);
1076 pc->od = devm_regmap_field_alloc(dev, regmap, od_reg);
1077
1078 if (IS_ERR(pc->alt) || IS_ERR(pc->oe) ||
1079 IS_ERR(pc->pu) || IS_ERR(pc->od))
1080 return -EINVAL;
1081
1082 /* retime avaiable for all pins by default */
1083 pc->rt_pin_mask = 0xff;
1084 of_property_read_u32(np, "st,retime-pin-mask", &pc->rt_pin_mask);
1085 st_pctl_dt_setup_retime(info, bank, pc);
1086
1087 return 0;
1088}
1089
1090/*
1091 * Each pin is represented in of the below forms.
1092 * <bank offset mux direction rt_type rt_delay rt_clk>
1093 */
1094static int st_pctl_dt_parse_groups(struct device_node *np,
1095 struct st_pctl_group *grp, struct st_pinctrl *info, int idx)
1096{
1097 /* bank pad direction val altfunction */
1098 const __be32 *list;
1099 struct property *pp;
1100 struct st_pinconf *conf;
1101 phandle phandle;
1102 struct device_node *pins;
1103 u32 pin;
1104 int i = 0, npins = 0, nr_props;
1105
1106 pins = of_get_child_by_name(np, "st,pins");
1107 if (!pins)
1108 return -ENODATA;
1109
1110 for_each_property_of_node(pins, pp) {
1111 /* Skip those we do not want to proceed */
1112 if (!strcmp(pp->name, "name"))
1113 continue;
1114
1115 if (pp && (pp->length/sizeof(__be32)) >= OF_GPIO_ARGS_MIN) {
1116 npins++;
1117 } else {
1118 pr_warn("Invalid st,pins in %s node\n", np->name);
1119 return -EINVAL;
1120 }
1121 }
1122
1123 grp->npins = npins;
1124 grp->name = np->name;
1125 grp->pins = devm_kzalloc(info->dev, npins * sizeof(u32), GFP_KERNEL);
1126 grp->pin_conf = devm_kzalloc(info->dev,
1127 npins * sizeof(*conf), GFP_KERNEL);
1128
1129 if (!grp->pins || !grp->pin_conf)
1130 return -ENOMEM;
1131
1132 /* <bank offset mux direction rt_type rt_delay rt_clk> */
1133 for_each_property_of_node(pins, pp) {
1134 if (!strcmp(pp->name, "name"))
1135 continue;
1136 nr_props = pp->length/sizeof(u32);
1137 list = pp->value;
1138 conf = &grp->pin_conf[i];
1139
1140 /* bank & offset */
1141 phandle = be32_to_cpup(list++);
1142 pin = be32_to_cpup(list++);
1143 conf->pin = of_get_named_gpio(pins, pp->name, 0);
1144 conf->name = pp->name;
1145 grp->pins[i] = conf->pin;
1146 /* mux */
1147 conf->altfunc = be32_to_cpup(list++);
1148 conf->config = 0;
1149 /* direction */
1150 conf->config |= be32_to_cpup(list++);
1151 /* rt_type rt_delay rt_clk */
1152 if (nr_props >= OF_GPIO_ARGS_MIN + OF_RT_ARGS_MIN) {
1153 /* rt_type */
1154 conf->config |= be32_to_cpup(list++);
1155 /* rt_delay */
1156 conf->config |= be32_to_cpup(list++);
1157 /* rt_clk */
1158 if (nr_props > OF_GPIO_ARGS_MIN + OF_RT_ARGS_MIN)
1159 conf->config |= be32_to_cpup(list++);
1160 }
1161 i++;
1162 }
1163 of_node_put(pins);
1164
1165 return 0;
1166}
1167
1168static int st_pctl_parse_functions(struct device_node *np,
1169 struct st_pinctrl *info, u32 index, int *grp_index)
1170{
1171 struct device_node *child;
1172 struct st_pmx_func *func;
1173 struct st_pctl_group *grp;
1174 int ret, i;
1175
1176 func = &info->functions[index];
1177 func->name = np->name;
1178 func->ngroups = of_get_child_count(np);
1179 if (func->ngroups <= 0) {
1180 dev_err(info->dev, "No groups defined\n");
1181 return -EINVAL;
1182 }
1183 func->groups = devm_kzalloc(info->dev,
1184 func->ngroups * sizeof(char *), GFP_KERNEL);
1185 if (!func->groups)
1186 return -ENOMEM;
1187
1188 i = 0;
1189 for_each_child_of_node(np, child) {
1190 func->groups[i] = child->name;
1191 grp = &info->groups[*grp_index];
1192 *grp_index += 1;
1193 ret = st_pctl_dt_parse_groups(child, grp, info, i++);
1194 if (ret)
1195 return ret;
1196 }
1197 dev_info(info->dev, "Function[%d\t name:%s,\tgroups:%d]\n",
1198 index, func->name, func->ngroups);
1199
1200 return 0;
1201}
1202
1203static struct gpio_chip st_gpio_template = {
1204 .request = st_gpio_request,
1205 .free = st_gpio_free,
1206 .get = st_gpio_get,
1207 .set = st_gpio_set,
1208 .direction_input = st_gpio_direction_input,
1209 .direction_output = st_gpio_direction_output,
1210 .ngpio = ST_GPIO_PINS_PER_BANK,
1211 .of_gpio_n_cells = 1,
1212 .of_xlate = st_gpio_xlate,
1213};
1214
1215static int st_gpiolib_register_bank(struct st_pinctrl *info,
1216 int bank_nr, struct device_node *np)
1217{
1218 struct st_gpio_bank *bank = &info->banks[bank_nr];
1219 struct pinctrl_gpio_range *range = &bank->range;
1220 struct device *dev = info->dev;
1221 int bank_num = of_alias_get_id(np, "gpio");
1222 struct resource res;
1223 int err;
1224
1225 if (of_address_to_resource(np, 0, &res))
1226 return -ENODEV;
1227
656445f3
SK		 1228 bank->base = devm_ioremap_resource(dev, &res);
1229 if (IS_ERR(bank->base))
1230 return PTR_ERR(bank->base);
701016c0
SK		 1231
1232 bank->gpio_chip = st_gpio_template;
1233 bank->gpio_chip.base = bank_num * ST_GPIO_PINS_PER_BANK;
1234 bank->gpio_chip.ngpio = ST_GPIO_PINS_PER_BANK;
1235 bank->gpio_chip.of_node = np;
1236
1237 of_property_read_string(np, "st,bank-name", &range->name);
1238 bank->gpio_chip.label = range->name;
1239
1240 range->id = bank_num;
1241 range->pin_base = range->base = range->id * ST_GPIO_PINS_PER_BANK;
1242 range->npins = bank->gpio_chip.ngpio;
1243 range->gc = &bank->gpio_chip;
1244 err = gpiochip_add(&bank->gpio_chip);
1245 if (err) {
1246 dev_err(dev, "Failed to add gpiochip(%d)!\n", bank_num);
1247 return err;
1248 }
1249 dev_info(dev, "%s bank added.\n", range->name);
1250
1251 return 0;
1252}
1253
1254static struct of_device_id st_pctl_of_match[] = {
1255 { .compatible = "st,stih415-sbc-pinctrl", .data = &stih415_sbc_data },
1256 { .compatible = "st,stih415-rear-pinctrl", .data = &stih415_rear_data },
1257 { .compatible = "st,stih415-left-pinctrl", .data = &stih415_left_data },
1258 { .compatible = "st,stih415-right-pinctrl",
1259 .data = &stih415_right_data },
1260 { .compatible = "st,stih415-front-pinctrl",
1261 .data = &stih415_front_data },
1262 { .compatible = "st,stih416-sbc-pinctrl", .data = &stih416_data},
1263 { .compatible = "st,stih416-front-pinctrl", .data = &stih416_data},
1264 { .compatible = "st,stih416-rear-pinctrl", .data = &stih416_data},
1265 { .compatible = "st,stih416-fvdp-fe-pinctrl", .data = &stih416_data},
1266 { .compatible = "st,stih416-fvdp-lite-pinctrl", .data = &stih416_data},
1267 { /* sentinel */ }
1268};
1269
1270static int st_pctl_probe_dt(struct platform_device *pdev,
1271 struct pinctrl_desc *pctl_desc, struct st_pinctrl *info)
1272{
1273 int ret = 0;
1274 int i = 0, j = 0, k = 0, bank;
1275 struct pinctrl_pin_desc *pdesc;
1276 struct device_node *np = pdev->dev.of_node;
1277 struct device_node *child;
1278 int grp_index = 0;
1279
1280 st_pctl_dt_child_count(info, np);
1281 if (!info->nbanks) {
1282 dev_err(&pdev->dev, "you need atleast one gpio bank\n");
1283 return -EINVAL;
1284 }
1285
1286 dev_info(&pdev->dev, "nbanks = %d\n", info->nbanks);
1287 dev_info(&pdev->dev, "nfunctions = %d\n", info->nfunctions);
1288 dev_info(&pdev->dev, "ngroups = %d\n", info->ngroups);
1289
1290 info->functions = devm_kzalloc(&pdev->dev,
1291 info->nfunctions * sizeof(*info->functions), GFP_KERNEL);
1292
1293 info->groups = devm_kzalloc(&pdev->dev,
1294 info->ngroups * sizeof(*info->groups) , GFP_KERNEL);
1295
1296 info->banks = devm_kzalloc(&pdev->dev,
1297 info->nbanks * sizeof(*info->banks), GFP_KERNEL);
1298
1299 if (!info->functions || !info->groups || !info->banks)
1300 return -ENOMEM;
1301
1302 info->regmap = syscon_regmap_lookup_by_phandle(np, "st,syscfg");
5c75acdc 1303 if (IS_ERR(info->regmap)) {
701016c0 1304 dev_err(info->dev, "No syscfg phandle specified\n");
5c75acdc 1305 return PTR_ERR(info->regmap);
701016c0
SK		 1306 }
1307 info->data = of_match_node(st_pctl_of_match, np)->data;
1308
1309 pctl_desc->npins = info->nbanks * ST_GPIO_PINS_PER_BANK;
1310 pdesc = devm_kzalloc(&pdev->dev,
1311 sizeof(*pdesc) * pctl_desc->npins, GFP_KERNEL);
1312 if (!pdesc)
1313 return -ENOMEM;
1314
1315 pctl_desc->pins = pdesc;
1316
1317 bank = 0;
1318 for_each_child_of_node(np, child) {
1319 if (of_property_read_bool(child, "gpio-controller")) {
1320 const char *bank_name = NULL;
1321 ret = st_gpiolib_register_bank(info, bank, child);
1322 if (ret)
1323 return ret;
1324
1325 k = info->banks[bank].range.pin_base;
1326 bank_name = info->banks[bank].range.name;
1327 for (j = 0; j < ST_GPIO_PINS_PER_BANK; j++, k++) {
1328 pdesc->number = k;
1329 pdesc->name = kasprintf(GFP_KERNEL, "%s[%d]",
1330 bank_name, j);
1331 pdesc++;
1332 }
1333 st_parse_syscfgs(info, bank, child);
1334 bank++;
1335 } else {
1336 ret = st_pctl_parse_functions(child, info,
1337 i++, &grp_index);
1338 if (ret) {
1339 dev_err(&pdev->dev, "No functions found.\n");
1340 return ret;
1341 }
1342 }
1343 }
1344
1345 return 0;
1346}
1347
1348static int st_pctl_probe(struct platform_device *pdev)
1349{
1350 struct st_pinctrl *info;
1351 struct pinctrl_desc *pctl_desc;
1352 int ret, i;
1353
1354 if (!pdev->dev.of_node) {
1355 dev_err(&pdev->dev, "device node not found.\n");
1356 return -EINVAL;
1357 }
1358
1359 pctl_desc = devm_kzalloc(&pdev->dev, sizeof(*pctl_desc), GFP_KERNEL);
1360 if (!pctl_desc)
1361 return -ENOMEM;
1362
1363 info = devm_kzalloc(&pdev->dev, sizeof(*info), GFP_KERNEL);
1364 if (!info)
1365 return -ENOMEM;
1366
1367 info->dev = &pdev->dev;
1368 platform_set_drvdata(pdev, info);
1369 ret = st_pctl_probe_dt(pdev, pctl_desc, info);
1370 if (ret)
1371 return ret;
1372
1373 pctl_desc->owner = THIS_MODULE,
1374 pctl_desc->pctlops = &st_pctlops,
1375 pctl_desc->pmxops = &st_pmxops,
1376 pctl_desc->confops = &st_confops,
1377 pctl_desc->name = dev_name(&pdev->dev);
1378
1379 info->pctl = pinctrl_register(pctl_desc, &pdev->dev, info);
5c75acdc 1380 if (!info->pctl) {
701016c0 1381 dev_err(&pdev->dev, "Failed pinctrl registration\n");
5c75acdc 1382 return -EINVAL;
701016c0
SK		 1383 }
1384
1385 for (i = 0; i < info->nbanks; i++)
1386 pinctrl_add_gpio_range(info->pctl, &info->banks[i].range);
1387
1388 return 0;
1389}
1390
1391static struct platform_driver st_pctl_driver = {
1392 .driver = {
1393 .name = "st-pinctrl",
1394 .owner = THIS_MODULE,
539fde59 1395 .of_match_table = st_pctl_of_match,
701016c0
SK		 1396 },
1397 .probe = st_pctl_probe,
1398};
1399
1400static int __init st_pctl_init(void)
1401{
1402 return platform_driver_register(&st_pctl_driver);
1403}
1404arch_initcall(st_pctl_init);
Linux 6.x block layer and io_uring tree(s)