Commit | Line | Data |
---|---|---|
c654b6bf AB |
1 | /* |
2 | * Copyright (C) 2005 Ivan Kokshaysky | |
3 | * Copyright (C) SAN People | |
4 | * | |
5 | * Parallel I/O Controller (PIO) - System peripherals registers. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License, or | |
10 | * (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #ifndef __PINCTRL_AT91_H | |
14 | #define __PINCTRL_AT91_H | |
15 | ||
16 | #define PIO_PER 0x00 /* Enable Register */ | |
17 | #define PIO_PDR 0x04 /* Disable Register */ | |
18 | #define PIO_PSR 0x08 /* Status Register */ | |
19 | #define PIO_OER 0x10 /* Output Enable Register */ | |
20 | #define PIO_ODR 0x14 /* Output Disable Register */ | |
21 | #define PIO_OSR 0x18 /* Output Status Register */ | |
22 | #define PIO_IFER 0x20 /* Glitch Input Filter Enable */ | |
23 | #define PIO_IFDR 0x24 /* Glitch Input Filter Disable */ | |
24 | #define PIO_IFSR 0x28 /* Glitch Input Filter Status */ | |
25 | #define PIO_SODR 0x30 /* Set Output Data Register */ | |
26 | #define PIO_CODR 0x34 /* Clear Output Data Register */ | |
27 | #define PIO_ODSR 0x38 /* Output Data Status Register */ | |
28 | #define PIO_PDSR 0x3c /* Pin Data Status Register */ | |
29 | #define PIO_IER 0x40 /* Interrupt Enable Register */ | |
30 | #define PIO_IDR 0x44 /* Interrupt Disable Register */ | |
31 | #define PIO_IMR 0x48 /* Interrupt Mask Register */ | |
32 | #define PIO_ISR 0x4c /* Interrupt Status Register */ | |
33 | #define PIO_MDER 0x50 /* Multi-driver Enable Register */ | |
34 | #define PIO_MDDR 0x54 /* Multi-driver Disable Register */ | |
35 | #define PIO_MDSR 0x58 /* Multi-driver Status Register */ | |
36 | #define PIO_PUDR 0x60 /* Pull-up Disable Register */ | |
37 | #define PIO_PUER 0x64 /* Pull-up Enable Register */ | |
38 | #define PIO_PUSR 0x68 /* Pull-up Status Register */ | |
39 | #define PIO_ASR 0x70 /* Peripheral A Select Register */ | |
40 | #define PIO_ABCDSR1 0x70 /* Peripheral ABCD Select Register 1 [some sam9 only] */ | |
41 | #define PIO_BSR 0x74 /* Peripheral B Select Register */ | |
42 | #define PIO_ABCDSR2 0x74 /* Peripheral ABCD Select Register 2 [some sam9 only] */ | |
43 | #define PIO_ABSR 0x78 /* AB Status Register */ | |
44 | #define PIO_IFSCDR 0x80 /* Input Filter Slow Clock Disable Register */ | |
45 | #define PIO_IFSCER 0x84 /* Input Filter Slow Clock Enable Register */ | |
46 | #define PIO_IFSCSR 0x88 /* Input Filter Slow Clock Status Register */ | |
47 | #define PIO_SCDR 0x8c /* Slow Clock Divider Debouncing Register */ | |
48 | #define PIO_SCDR_DIV (0x3fff << 0) /* Slow Clock Divider Mask */ | |
49 | #define PIO_PPDDR 0x90 /* Pad Pull-down Disable Register */ | |
50 | #define PIO_PPDER 0x94 /* Pad Pull-down Enable Register */ | |
51 | #define PIO_PPDSR 0x98 /* Pad Pull-down Status Register */ | |
52 | #define PIO_OWER 0xa0 /* Output Write Enable Register */ | |
53 | #define PIO_OWDR 0xa4 /* Output Write Disable Register */ | |
54 | #define PIO_OWSR 0xa8 /* Output Write Status Register */ | |
55 | #define PIO_AIMER 0xb0 /* Additional Interrupt Modes Enable Register */ | |
56 | #define PIO_AIMDR 0xb4 /* Additional Interrupt Modes Disable Register */ | |
57 | #define PIO_AIMMR 0xb8 /* Additional Interrupt Modes Mask Register */ | |
58 | #define PIO_ESR 0xc0 /* Edge Select Register */ | |
59 | #define PIO_LSR 0xc4 /* Level Select Register */ | |
60 | #define PIO_ELSR 0xc8 /* Edge/Level Status Register */ | |
61 | #define PIO_FELLSR 0xd0 /* Falling Edge/Low Level Select Register */ | |
62 | #define PIO_REHLSR 0xd4 /* Rising Edge/ High Level Select Register */ | |
63 | #define PIO_FRLHSR 0xd8 /* Fall/Rise - Low/High Status Register */ | |
64 | #define PIO_SCHMITT 0x100 /* Schmitt Trigger Register */ | |
65 | ||
66 | #define SAMA5D3_PIO_DRIVER1 0x118 /*PIO Driver 1 register offset*/ | |
67 | #define SAMA5D3_PIO_DRIVER2 0x11C /*PIO Driver 2 register offset*/ | |
68 | ||
69 | #define AT91SAM9X5_PIO_DRIVER1 0x114 /*PIO Driver 1 register offset*/ | |
70 | #define AT91SAM9X5_PIO_DRIVER2 0x118 /*PIO Driver 2 register offset*/ | |
71 | ||
72 | #endif |