projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 4.4-rc1
[linux-2.6-block.git] / drivers / pinctrl / pinctrl-amd.c
CommitLineData
dbad75dd
KX		 1/*
2 * GPIO driver for AMD
3 *
4 * Copyright (c) 2014,2015 AMD Corporation.
5 * Authors: Ken Xue <Ken.Xue@amd.com>
6 * Wu, Jeff <Jeff.Wu@amd.com>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms and conditions of the GNU General Public License,
10 * version 2, as published by the Free Software Foundation.
11 */
12
13#include <linux/err.h>
14#include <linux/bug.h>
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/spinlock.h>
18#include <linux/compiler.h>
19#include <linux/types.h>
20#include <linux/errno.h>
21#include <linux/log2.h>
22#include <linux/io.h>
23#include <linux/gpio.h>
24#include <linux/slab.h>
25#include <linux/platform_device.h>
26#include <linux/mutex.h>
27#include <linux/acpi.h>
28#include <linux/seq_file.h>
29#include <linux/interrupt.h>
30#include <linux/list.h>
31#include <linux/bitops.h>
dbad75dd
KX		 32#include <linux/pinctrl/pinconf.h>
33#include <linux/pinctrl/pinconf-generic.h>
34
35#include "pinctrl-utils.h"
36#include "pinctrl-amd.h"
37
38static inline struct amd_gpio *to_amd_gpio(struct gpio_chip *gc)
39{
40 return container_of(gc, struct amd_gpio, gc);
41}
42
43static int amd_gpio_direction_input(struct gpio_chip *gc, unsigned offset)
44{
45 unsigned long flags;
46 u32 pin_reg;
47 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
48
49 spin_lock_irqsave(&gpio_dev->lock, flags);
50 pin_reg = readl(gpio_dev->base + offset * 4);
51 /*
52 * Suppose BIOS or Bootloader sets specific debounce for the
53 * GPIO. if not, set debounce to be 2.75ms and remove glitch.
54 */
55 if ((pin_reg & DB_TMR_OUT_MASK) == 0) {
56 pin_reg |= 0xf;
57 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
58 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
59 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
60 }
61
62 pin_reg &= ~BIT(OUTPUT_ENABLE_OFF);
63 writel(pin_reg, gpio_dev->base + offset * 4);
64 spin_unlock_irqrestore(&gpio_dev->lock, flags);
65
66 return 0;
67}
68
69static int amd_gpio_direction_output(struct gpio_chip *gc, unsigned offset,
70 int value)
71{
72 u32 pin_reg;
73 unsigned long flags;
74 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
75
76 spin_lock_irqsave(&gpio_dev->lock, flags);
77 pin_reg = readl(gpio_dev->base + offset * 4);
78 pin_reg |= BIT(OUTPUT_ENABLE_OFF);
79 if (value)
80 pin_reg |= BIT(OUTPUT_VALUE_OFF);
81 else
82 pin_reg &= ~BIT(OUTPUT_VALUE_OFF);
83 writel(pin_reg, gpio_dev->base + offset * 4);
84 spin_unlock_irqrestore(&gpio_dev->lock, flags);
85
86 return 0;
87}
88
89static int amd_gpio_get_value(struct gpio_chip *gc, unsigned offset)
90{
91 u32 pin_reg;
92 unsigned long flags;
93 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
94
95 spin_lock_irqsave(&gpio_dev->lock, flags);
96 pin_reg = readl(gpio_dev->base + offset * 4);
97 spin_unlock_irqrestore(&gpio_dev->lock, flags);
98
99 return !!(pin_reg & BIT(PIN_STS_OFF));
100}
101
102static void amd_gpio_set_value(struct gpio_chip *gc, unsigned offset, int value)
103{
104 u32 pin_reg;
105 unsigned long flags;
106 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
107
108 spin_lock_irqsave(&gpio_dev->lock, flags);
109 pin_reg = readl(gpio_dev->base + offset * 4);
110 if (value)
111 pin_reg |= BIT(OUTPUT_VALUE_OFF);
112 else
113 pin_reg &= ~BIT(OUTPUT_VALUE_OFF);
114 writel(pin_reg, gpio_dev->base + offset * 4);
115 spin_unlock_irqrestore(&gpio_dev->lock, flags);
116}
117
118static int amd_gpio_set_debounce(struct gpio_chip *gc, unsigned offset,
119 unsigned debounce)
120{
dbad75dd 121 u32 time;
25a853d0
KX		 122 u32 pin_reg;
123 int ret = 0;
dbad75dd
KX		 124 unsigned long flags;
125 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
126
127 spin_lock_irqsave(&gpio_dev->lock, flags);
128 pin_reg = readl(gpio_dev->base + offset * 4);
129
130 if (debounce) {
131 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
132 pin_reg &= ~DB_TMR_OUT_MASK;
133 /*
134 Debounce Debounce Timer Max
135 TmrLarge TmrOutUnit Unit Debounce
136 Time
137 0 0 61 usec (2 RtcClk) 976 usec
138 0 1 244 usec (8 RtcClk) 3.9 msec
139 1 0 15.6 msec (512 RtcClk) 250 msec
140 1 1 62.5 msec (2048 RtcClk) 1 sec
141 */
142
143 if (debounce < 61) {
144 pin_reg |= 1;
145 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
146 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
147 } else if (debounce < 976) {
148 time = debounce / 61;
149 pin_reg |= time & DB_TMR_OUT_MASK;
150 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
151 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
152 } else if (debounce < 3900) {
153 time = debounce / 244;
154 pin_reg |= time & DB_TMR_OUT_MASK;
155 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
156 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
157 } else if (debounce < 250000) {
158 time = debounce / 15600;
159 pin_reg |= time & DB_TMR_OUT_MASK;
160 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
161 pin_reg |= BIT(DB_TMR_LARGE_OFF);
162 } else if (debounce < 1000000) {
163 time = debounce / 62500;
164 pin_reg |= time & DB_TMR_OUT_MASK;
165 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
166 pin_reg |= BIT(DB_TMR_LARGE_OFF);
167 } else {
168 pin_reg &= ~DB_CNTRl_MASK;
25a853d0 169 ret = -EINVAL;
dbad75dd
KX		 170 }
171 } else {
172 pin_reg &= ~BIT(DB_TMR_OUT_UNIT_OFF);
173 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
174 pin_reg &= ~DB_TMR_OUT_MASK;
175 pin_reg &= ~DB_CNTRl_MASK;
176 }
177 writel(pin_reg, gpio_dev->base + offset * 4);
178 spin_unlock_irqrestore(&gpio_dev->lock, flags);
179
25a853d0 180 return ret;
dbad75dd
KX		 181}
182
183#ifdef CONFIG_DEBUG_FS
184static void amd_gpio_dbg_show(struct seq_file *s, struct gpio_chip *gc)
185{
186 u32 pin_reg;
187 unsigned long flags;
188 unsigned int bank, i, pin_num;
189 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
190
191 char *level_trig;
192 char *active_level;
193 char *interrupt_enable;
194 char *interrupt_mask;
195 char *wake_cntrl0;
196 char *wake_cntrl1;
197 char *wake_cntrl2;
198 char *pin_sts;
199 char *pull_up_sel;
200 char *pull_up_enable;
201 char *pull_down_enable;
202 char *output_value;
203 char *output_enable;
204
205 for (bank = 0; bank < AMD_GPIO_TOTAL_BANKS; bank++) {
206 seq_printf(s, "GPIO bank%d\t", bank);
207
208 switch (bank) {
209 case 0:
210 i = 0;
211 pin_num = AMD_GPIO_PINS_BANK0;
212 break;
213 case 1:
214 i = 64;
215 pin_num = AMD_GPIO_PINS_BANK1 + i;
216 break;
217 case 2:
218 i = 128;
219 pin_num = AMD_GPIO_PINS_BANK2 + i;
220 break;
221 }
222
223 for (; i < pin_num; i++) {
224 seq_printf(s, "pin%d\t", i);
225 spin_lock_irqsave(&gpio_dev->lock, flags);
226 pin_reg = readl(gpio_dev->base + i * 4);
227 spin_unlock_irqrestore(&gpio_dev->lock, flags);
228
229 if (pin_reg & BIT(INTERRUPT_ENABLE_OFF)) {
230 interrupt_enable = "interrupt is enabled|";
231
232 if (!(pin_reg & BIT(ACTIVE_LEVEL_OFF))
233 && !(pin_reg & BIT(ACTIVE_LEVEL_OFF+1)))
234 active_level = "Active low|";
235 else if (pin_reg & BIT(ACTIVE_LEVEL_OFF)
236 && !(pin_reg & BIT(ACTIVE_LEVEL_OFF+1)))
237 active_level = "Active high|";
238 else if (!(pin_reg & BIT(ACTIVE_LEVEL_OFF))
239 && pin_reg & BIT(ACTIVE_LEVEL_OFF+1))
240 active_level = "Active on both|";
241 else
242 active_level = "Unknow Active level|";
243
244 if (pin_reg & BIT(LEVEL_TRIG_OFF))
245 level_trig = "Level trigger|";
246 else
247 level_trig = "Edge trigger|";
248
249 } else {
250 interrupt_enable =
251 "interrupt is disabled|";
252 active_level = " ";
253 level_trig = " ";
254 }
255
256 if (pin_reg & BIT(INTERRUPT_MASK_OFF))
257 interrupt_mask =
258 "interrupt is unmasked|";
259 else
260 interrupt_mask =
261 "interrupt is masked|";
262
263 if (pin_reg & BIT(WAKE_CNTRL_OFF))
264 wake_cntrl0 = "enable wakeup in S0i3 state|";
265 else
266 wake_cntrl0 = "disable wakeup in S0i3 state|";
267
268 if (pin_reg & BIT(WAKE_CNTRL_OFF))
269 wake_cntrl1 = "enable wakeup in S3 state|";
270 else
271 wake_cntrl1 = "disable wakeup in S3 state|";
272
273 if (pin_reg & BIT(WAKE_CNTRL_OFF))
274 wake_cntrl2 = "enable wakeup in S4/S5 state|";
275 else
276 wake_cntrl2 = "disable wakeup in S4/S5 state|";
277
278 if (pin_reg & BIT(PULL_UP_ENABLE_OFF)) {
279 pull_up_enable = "pull-up is enabled|";
280 if (pin_reg & BIT(PULL_UP_SEL_OFF))
281 pull_up_sel = "8k pull-up|";
282 else
283 pull_up_sel = "4k pull-up|";
284 } else {
285 pull_up_enable = "pull-up is disabled|";
286 pull_up_sel = " ";
287 }
288
289 if (pin_reg & BIT(PULL_DOWN_ENABLE_OFF))
290 pull_down_enable = "pull-down is enabled|";
291 else
292 pull_down_enable = "Pull-down is disabled|";
293
294 if (pin_reg & BIT(OUTPUT_ENABLE_OFF)) {
295 pin_sts = " ";
296 output_enable = "output is enabled|";
297 if (pin_reg & BIT(OUTPUT_VALUE_OFF))
298 output_value = "output is high|";
299 else
300 output_value = "output is low|";
301 } else {
302 output_enable = "output is disabled|";
303 output_value = " ";
304
305 if (pin_reg & BIT(PIN_STS_OFF))
306 pin_sts = "input is high|";
307 else
308 pin_sts = "input is low|";
309 }
310
311 seq_printf(s, "%s %s %s %s %s %s\n"
312 " %s %s %s %s %s %s %s 0x%x\n",
313 level_trig, active_level, interrupt_enable,
314 interrupt_mask, wake_cntrl0, wake_cntrl1,
315 wake_cntrl2, pin_sts, pull_up_sel,
316 pull_up_enable, pull_down_enable,
317 output_value, output_enable, pin_reg);
318 }
319 }
320}
321#else
322#define amd_gpio_dbg_show NULL
323#endif
324
325static void amd_gpio_irq_enable(struct irq_data *d)
326{
327 u32 pin_reg;
328 unsigned long flags;
329 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
330 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
331
332 spin_lock_irqsave(&gpio_dev->lock, flags);
333 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
334 /*
335 Suppose BIOS or Bootloader sets specific debounce for the
336 GPIO. if not, set debounce to be 2.75ms.
337 */
338 if ((pin_reg & DB_TMR_OUT_MASK) == 0) {
339 pin_reg |= 0xf;
340 pin_reg |= BIT(DB_TMR_OUT_UNIT_OFF);
341 pin_reg &= ~BIT(DB_TMR_LARGE_OFF);
342 }
343 pin_reg |= BIT(INTERRUPT_ENABLE_OFF);
344 pin_reg |= BIT(INTERRUPT_MASK_OFF);
345 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
346 spin_unlock_irqrestore(&gpio_dev->lock, flags);
347}
348
349static void amd_gpio_irq_disable(struct irq_data *d)
350{
351 u32 pin_reg;
352 unsigned long flags;
353 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
354 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
355
356 spin_lock_irqsave(&gpio_dev->lock, flags);
357 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
358 pin_reg &= ~BIT(INTERRUPT_ENABLE_OFF);
359 pin_reg &= ~BIT(INTERRUPT_MASK_OFF);
360 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
361 spin_unlock_irqrestore(&gpio_dev->lock, flags);
362}
363
364static void amd_gpio_irq_mask(struct irq_data *d)
365{
366 u32 pin_reg;
367 unsigned long flags;
368 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
369 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
370
371 spin_lock_irqsave(&gpio_dev->lock, flags);
372 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
373 pin_reg &= ~BIT(INTERRUPT_MASK_OFF);
374 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
375 spin_unlock_irqrestore(&gpio_dev->lock, flags);
376}
377
378static void amd_gpio_irq_unmask(struct irq_data *d)
379{
380 u32 pin_reg;
381 unsigned long flags;
382 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
383 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
384
385 spin_lock_irqsave(&gpio_dev->lock, flags);
386 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
387 pin_reg |= BIT(INTERRUPT_MASK_OFF);
388 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
389 spin_unlock_irqrestore(&gpio_dev->lock, flags);
390}
391
392static void amd_gpio_irq_eoi(struct irq_data *d)
393{
394 u32 reg;
395 unsigned long flags;
396 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
397 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
398
399 spin_lock_irqsave(&gpio_dev->lock, flags);
400 reg = readl(gpio_dev->base + WAKE_INT_MASTER_REG);
401 reg |= EOI_MASK;
402 writel(reg, gpio_dev->base + WAKE_INT_MASTER_REG);
403 spin_unlock_irqrestore(&gpio_dev->lock, flags);
404}
405
406static int amd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
407{
408 int ret = 0;
409 u32 pin_reg;
410 unsigned long flags;
411 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
412 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
413
414 spin_lock_irqsave(&gpio_dev->lock, flags);
415 pin_reg = readl(gpio_dev->base + (d->hwirq)*4);
416
417 switch (type & IRQ_TYPE_SENSE_MASK) {
418 case IRQ_TYPE_EDGE_RISING:
419 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
420 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
421 pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
422 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
9d829314 423 irq_set_handler_locked(d, handle_edge_irq);
dbad75dd
KX		 424 break;
425
426 case IRQ_TYPE_EDGE_FALLING:
427 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
428 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
429 pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
430 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
9d829314 431 irq_set_handler_locked(d, handle_edge_irq);
dbad75dd
KX		 432 break;
433
434 case IRQ_TYPE_EDGE_BOTH:
435 pin_reg &= ~BIT(LEVEL_TRIG_OFF);
436 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
437 pin_reg |= BOTH_EADGE << ACTIVE_LEVEL_OFF;
438 pin_reg |= DB_TYPE_REMOVE_GLITCH << DB_CNTRL_OFF;
9d829314 439 irq_set_handler_locked(d, handle_edge_irq);
dbad75dd
KX		 440 break;
441
442 case IRQ_TYPE_LEVEL_HIGH:
443 pin_reg |= LEVEL_TRIGGER << LEVEL_TRIG_OFF;
444 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
445 pin_reg |= ACTIVE_HIGH << ACTIVE_LEVEL_OFF;
446 pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
447 pin_reg |= DB_TYPE_PRESERVE_LOW_GLITCH << DB_CNTRL_OFF;
9d829314 448 irq_set_handler_locked(d, handle_level_irq);
dbad75dd
KX		 449 break;
450
451 case IRQ_TYPE_LEVEL_LOW:
452 pin_reg |= LEVEL_TRIGGER << LEVEL_TRIG_OFF;
453 pin_reg &= ~(ACTIVE_LEVEL_MASK << ACTIVE_LEVEL_OFF);
454 pin_reg |= ACTIVE_LOW << ACTIVE_LEVEL_OFF;
455 pin_reg &= ~(DB_CNTRl_MASK << DB_CNTRL_OFF);
456 pin_reg |= DB_TYPE_PRESERVE_HIGH_GLITCH << DB_CNTRL_OFF;
9d829314 457 irq_set_handler_locked(d, handle_level_irq);
dbad75dd
KX		 458 break;
459
460 case IRQ_TYPE_NONE:
461 break;
462
463 default:
464 dev_err(&gpio_dev->pdev->dev, "Invalid type value\n");
465 ret = -EINVAL;
dbad75dd
KX		 466 }
467
468 pin_reg |= CLR_INTR_STAT << INTERRUPT_STS_OFF;
469 writel(pin_reg, gpio_dev->base + (d->hwirq)*4);
470 spin_unlock_irqrestore(&gpio_dev->lock, flags);
471
dbad75dd
KX		 472 return ret;
473}
474
475static void amd_irq_ack(struct irq_data *d)
476{
477 /*
478 * based on HW design,there is no need to ack HW
479 * before handle current irq. But this routine is
480 * necessary for handle_edge_irq
481 */
482}
483
484static struct irq_chip amd_gpio_irqchip = {
485 .name = "amd_gpio",
486 .irq_ack = amd_irq_ack,
487 .irq_enable = amd_gpio_irq_enable,
488 .irq_disable = amd_gpio_irq_disable,
489 .irq_mask = amd_gpio_irq_mask,
490 .irq_unmask = amd_gpio_irq_unmask,
491 .irq_eoi = amd_gpio_irq_eoi,
492 .irq_set_type = amd_gpio_irq_set_type,
493};
494
bd0b9ac4 495static void amd_gpio_irq_handler(struct irq_desc *desc)
dbad75dd
KX		 496{
497 u32 i;
498 u32 off;
499 u32 reg;
500 u32 pin_reg;
501 u64 reg64;
502 int handled = 0;
bd0b9ac4 503 unsigned int irq;
dbad75dd 504 unsigned long flags;
5663bb27 505 struct irq_chip *chip = irq_desc_get_chip(desc);
dbad75dd
KX		 506 struct gpio_chip *gc = irq_desc_get_handler_data(desc);
507 struct amd_gpio *gpio_dev = to_amd_gpio(gc);
508
509 chained_irq_enter(chip, desc);
510 /*enable GPIO interrupt again*/
511 spin_lock_irqsave(&gpio_dev->lock, flags);
512 reg = readl(gpio_dev->base + WAKE_INT_STATUS_REG1);
513 reg64 = reg;
514 reg64 = reg64 << 32;
515
516 reg = readl(gpio_dev->base + WAKE_INT_STATUS_REG0);
517 reg64 |= reg;
518 spin_unlock_irqrestore(&gpio_dev->lock, flags);
519
520 /*
521 * first 46 bits indicates interrupt status.
522 * one bit represents four interrupt sources.
523 */
524 for (off = 0; off < 46 ; off++) {
525 if (reg64 & BIT(off)) {
526 for (i = 0; i < 4; i++) {
527 pin_reg = readl(gpio_dev->base +
528 (off * 4 + i) * 4);
529 if ((pin_reg & BIT(INTERRUPT_STS_OFF)) ||
530 (pin_reg & BIT(WAKE_STS_OFF))) {
531 irq = irq_find_mapping(gc->irqdomain,
532 off * 4 + i);
533 generic_handle_irq(irq);
534 writel(pin_reg,
535 gpio_dev->base
536 + (off * 4 + i) * 4);
537 handled++;
538 }
539 }
540 }
541 }
542
543 if (handled == 0)
bd0b9ac4 544 handle_bad_irq(desc);
dbad75dd
KX		 545
546 spin_lock_irqsave(&gpio_dev->lock, flags);
547 reg = readl(gpio_dev->base + WAKE_INT_MASTER_REG);
548 reg |= EOI_MASK;
549 writel(reg, gpio_dev->base + WAKE_INT_MASTER_REG);
550 spin_unlock_irqrestore(&gpio_dev->lock, flags);
551
552 chained_irq_exit(chip, desc);
553}
554
555static int amd_get_groups_count(struct pinctrl_dev *pctldev)
556{
557 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
558
559 return gpio_dev->ngroups;
560}
561
562static const char *amd_get_group_name(struct pinctrl_dev *pctldev,
563 unsigned group)
564{
565 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
566
567 return gpio_dev->groups[group].name;
568}
569
570static int amd_get_group_pins(struct pinctrl_dev *pctldev,
571 unsigned group,
572 const unsigned **pins,
573 unsigned *num_pins)
574{
575 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
576
577 *pins = gpio_dev->groups[group].pins;
578 *num_pins = gpio_dev->groups[group].npins;
579 return 0;
580}
581
582static const struct pinctrl_ops amd_pinctrl_ops = {
583 .get_groups_count = amd_get_groups_count,
584 .get_group_name = amd_get_group_name,
585 .get_group_pins = amd_get_group_pins,
586#ifdef CONFIG_OF
587 .dt_node_to_map = pinconf_generic_dt_node_to_map_group,
588 .dt_free_map = pinctrl_utils_dt_free_map,
589#endif
590};
591
592static int amd_pinconf_get(struct pinctrl_dev *pctldev,
593 unsigned int pin,
594 unsigned long *config)
595{
596 u32 pin_reg;
597 unsigned arg;
598 unsigned long flags;
599 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
600 enum pin_config_param param = pinconf_to_config_param(*config);
601
602 spin_lock_irqsave(&gpio_dev->lock, flags);
603 pin_reg = readl(gpio_dev->base + pin*4);
604 spin_unlock_irqrestore(&gpio_dev->lock, flags);
605 switch (param) {
606 case PIN_CONFIG_INPUT_DEBOUNCE:
607 arg = pin_reg & DB_TMR_OUT_MASK;
608 break;
609
610 case PIN_CONFIG_BIAS_PULL_DOWN:
611 arg = (pin_reg >> PULL_DOWN_ENABLE_OFF) & BIT(0);
612 break;
613
614 case PIN_CONFIG_BIAS_PULL_UP:
615 arg = (pin_reg >> PULL_UP_SEL_OFF) & (BIT(0) | BIT(1));
616 break;
617
618 case PIN_CONFIG_DRIVE_STRENGTH:
619 arg = (pin_reg >> DRV_STRENGTH_SEL_OFF) & DRV_STRENGTH_SEL_MASK;
620 break;
621
622 default:
623 dev_err(&gpio_dev->pdev->dev, "Invalid config param %04x\n",
624 param);
625 return -ENOTSUPP;
626 }
627
628 *config = pinconf_to_config_packed(param, arg);
629
630 return 0;
631}
632
633static int amd_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pin,
634 unsigned long *configs, unsigned num_configs)
635{
636 int i;
dbad75dd 637 u32 arg;
25a853d0
KX		 638 int ret = 0;
639 u32 pin_reg;
dbad75dd
KX		 640 unsigned long flags;
641 enum pin_config_param param;
642 struct amd_gpio *gpio_dev = pinctrl_dev_get_drvdata(pctldev);
643
644 spin_lock_irqsave(&gpio_dev->lock, flags);
645 for (i = 0; i < num_configs; i++) {
646 param = pinconf_to_config_param(configs[i]);
647 arg = pinconf_to_config_argument(configs[i]);
648 pin_reg = readl(gpio_dev->base + pin*4);
649
650 switch (param) {
651 case PIN_CONFIG_INPUT_DEBOUNCE:
652 pin_reg &= ~DB_TMR_OUT_MASK;
653 pin_reg |= arg & DB_TMR_OUT_MASK;
654 break;
655
656 case PIN_CONFIG_BIAS_PULL_DOWN:
657 pin_reg &= ~BIT(PULL_DOWN_ENABLE_OFF);
658 pin_reg |= (arg & BIT(0)) << PULL_DOWN_ENABLE_OFF;
659 break;
660
661 case PIN_CONFIG_BIAS_PULL_UP:
662 pin_reg &= ~BIT(PULL_UP_SEL_OFF);
663 pin_reg |= (arg & BIT(0)) << PULL_UP_SEL_OFF;
664 pin_reg &= ~BIT(PULL_UP_ENABLE_OFF);
665 pin_reg |= ((arg>>1) & BIT(0)) << PULL_UP_ENABLE_OFF;
666 break;
667
668 case PIN_CONFIG_DRIVE_STRENGTH:
669 pin_reg &= ~(DRV_STRENGTH_SEL_MASK
670 << DRV_STRENGTH_SEL_OFF);
671 pin_reg |= (arg & DRV_STRENGTH_SEL_MASK)
672 << DRV_STRENGTH_SEL_OFF;
673 break;
674
675 default:
676 dev_err(&gpio_dev->pdev->dev,
677 "Invalid config param %04x\n", param);
25a853d0 678 ret = -ENOTSUPP;
dbad75dd
KX		 679 }
680
681 writel(pin_reg, gpio_dev->base + pin*4);
682 }
683 spin_unlock_irqrestore(&gpio_dev->lock, flags);
684
25a853d0 685 return ret;
dbad75dd
KX		 686}
687
688static int amd_pinconf_group_get(struct pinctrl_dev *pctldev,
689 unsigned int group,
690 unsigned long *config)
691{
692 const unsigned *pins;
693 unsigned npins;
694 int ret;
695
696 ret = amd_get_group_pins(pctldev, group, &pins, &npins);
697 if (ret)
698 return ret;
699
700 if (amd_pinconf_get(pctldev, pins[0], config))
701 return -ENOTSUPP;
702
703 return 0;
704}
705
706static int amd_pinconf_group_set(struct pinctrl_dev *pctldev,
707 unsigned group, unsigned long *configs,
708 unsigned num_configs)
709{
710 const unsigned *pins;
711 unsigned npins;
712 int i, ret;
713
714 ret = amd_get_group_pins(pctldev, group, &pins, &npins);
715 if (ret)
716 return ret;
717 for (i = 0; i < npins; i++) {
718 if (amd_pinconf_set(pctldev, pins[i], configs, num_configs))
719 return -ENOTSUPP;
720 }
721 return 0;
722}
723
724static const struct pinconf_ops amd_pinconf_ops = {
725 .pin_config_get = amd_pinconf_get,
726 .pin_config_set = amd_pinconf_set,
727 .pin_config_group_get = amd_pinconf_group_get,
728 .pin_config_group_set = amd_pinconf_group_set,
729};
730
731static struct pinctrl_desc amd_pinctrl_desc = {
732 .pins = kerncz_pins,
733 .npins = ARRAY_SIZE(kerncz_pins),
734 .pctlops = &amd_pinctrl_ops,
735 .confops = &amd_pinconf_ops,
736 .owner = THIS_MODULE,
737};
738
739static int amd_gpio_probe(struct platform_device *pdev)
740{
741 int ret = 0;
25a853d0 742 int irq_base;
dbad75dd
KX		 743 struct resource *res;
744 struct amd_gpio *gpio_dev;
745
746 gpio_dev = devm_kzalloc(&pdev->dev,
747 sizeof(struct amd_gpio), GFP_KERNEL);
748 if (!gpio_dev)
749 return -ENOMEM;
750
751 spin_lock_init(&gpio_dev->lock);
752
753 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
754 if (!res) {
755 dev_err(&pdev->dev, "Failed to get gpio io resource.\n");
756 return -EINVAL;
757 }
758
759 gpio_dev->base = devm_ioremap_nocache(&pdev->dev, res->start,
760 resource_size(res));
761 if (IS_ERR(gpio_dev->base))
762 return PTR_ERR(gpio_dev->base);
763
764 irq_base = platform_get_irq(pdev, 0);
765 if (irq_base < 0) {
766 dev_err(&pdev->dev, "Failed to get gpio IRQ.\n");
767 return -EINVAL;
768 }
769
770 gpio_dev->pdev = pdev;
771 gpio_dev->gc.direction_input = amd_gpio_direction_input;
772 gpio_dev->gc.direction_output = amd_gpio_direction_output;
773 gpio_dev->gc.get = amd_gpio_get_value;
774 gpio_dev->gc.set = amd_gpio_set_value;
775 gpio_dev->gc.set_debounce = amd_gpio_set_debounce;
776 gpio_dev->gc.dbg_show = amd_gpio_dbg_show;
777
778 gpio_dev->gc.base = 0;
779 gpio_dev->gc.label = pdev->name;
780 gpio_dev->gc.owner = THIS_MODULE;
781 gpio_dev->gc.dev = &pdev->dev;
782 gpio_dev->gc.ngpio = TOTAL_NUMBER_OF_PINS;
783#if defined(CONFIG_OF_GPIO)
784 gpio_dev->gc.of_node = pdev->dev.of_node;
785#endif
786
787 gpio_dev->groups = kerncz_groups;
788 gpio_dev->ngroups = ARRAY_SIZE(kerncz_groups);
789
790 amd_pinctrl_desc.name = dev_name(&pdev->dev);
791 gpio_dev->pctrl = pinctrl_register(&amd_pinctrl_desc,
792 &pdev->dev, gpio_dev);
323de9ef 793 if (IS_ERR(gpio_dev->pctrl)) {
dbad75dd 794 dev_err(&pdev->dev, "Couldn't register pinctrl driver\n");
323de9ef 795 return PTR_ERR(gpio_dev->pctrl);
dbad75dd
KX		 796 }
797
798 ret = gpiochip_add(&gpio_dev->gc);
799 if (ret)
800 goto out1;
801
802 ret = gpiochip_add_pin_range(&gpio_dev->gc, dev_name(&pdev->dev),
803 0, 0, TOTAL_NUMBER_OF_PINS);
804 if (ret) {
805 dev_err(&pdev->dev, "Failed to add pin range\n");
806 goto out2;
807 }
808
809 ret = gpiochip_irqchip_add(&gpio_dev->gc,
810 &amd_gpio_irqchip,
811 0,
812 handle_simple_irq,
813 IRQ_TYPE_NONE);
814 if (ret) {
815 dev_err(&pdev->dev, "could not add irqchip\n");
816 ret = -ENODEV;
817 goto out2;
818 }
819
820 gpiochip_set_chained_irqchip(&gpio_dev->gc,
821 &amd_gpio_irqchip,
822 irq_base,
823 amd_gpio_irq_handler);
824
825 platform_set_drvdata(pdev, gpio_dev);
826
827 dev_dbg(&pdev->dev, "amd gpio driver loaded\n");
828 return ret;
829
830out2:
831 gpiochip_remove(&gpio_dev->gc);
832
833out1:
834 pinctrl_unregister(gpio_dev->pctrl);
835 return ret;
836}
837
838static int amd_gpio_remove(struct platform_device *pdev)
839{
840 struct amd_gpio *gpio_dev;
841
842 gpio_dev = platform_get_drvdata(pdev);
843
844 gpiochip_remove(&gpio_dev->gc);
845 pinctrl_unregister(gpio_dev->pctrl);
846
847 return 0;
848}
849
850static const struct acpi_device_id amd_gpio_acpi_match[] = {
851 { "AMD0030", 0 },
852 { },
853};
854MODULE_DEVICE_TABLE(acpi, amd_gpio_acpi_match);
855
856static struct platform_driver amd_gpio_driver = {
857 .driver = {
858 .name = "amd_gpio",
dbad75dd
KX		 859 .acpi_match_table = ACPI_PTR(amd_gpio_acpi_match),
860 },
861 .probe = amd_gpio_probe,
862 .remove = amd_gpio_remove,
863};
864
865module_platform_driver(amd_gpio_driver);
866
867MODULE_LICENSE("GPL v2");
868MODULE_AUTHOR("Ken Xue <Ken.Xue@amd.com>, Jeff Wu <Jeff.Wu@amd.com>");
869MODULE_DESCRIPTION("AMD GPIO pinctrl driver");
Linux 6.x block layer and io_uring tree(s)