[linux-2.6-block.git] / drivers / pinctrl / bcm / pinctrl-nsp-gpio.c

/*
 * Copyright (C) 2015 Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * This file contains the Broadcom Northstar Plus (NSP) GPIO driver that
 * supports the chipCommonA GPIO controller. Basic PINCONF such as bias,
 * pull up/down, slew and drive strength are also supported in this driver.
 *
 * Pins from the chipCommonA  GPIO can be individually muxed to GPIO function,
 * through the interaction with the NSP IOMUX controller.
 */

#include <linux/gpio/driver.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/kernel.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/of_irq.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/slab.h>

#include "../pinctrl-utils.h"

#define NSP_CHIP_A_INT_STATUS		0x00
#define NSP_CHIP_A_INT_MASK		0x04
#define NSP_GPIO_DATA_IN		0x40
#define NSP_GPIO_DATA_OUT		0x44
#define NSP_GPIO_OUT_EN			0x48
#define NSP_GPIO_INT_POLARITY		0x50
#define NSP_GPIO_INT_MASK		0x54
#define NSP_GPIO_EVENT			0x58
#define NSP_GPIO_EVENT_INT_MASK		0x5c
#define NSP_GPIO_EVENT_INT_POLARITY	0x64
#define NSP_CHIP_A_GPIO_INT_BIT		0x01

/* I/O parameters offset for chipcommon A GPIO */
#define NSP_GPIO_DRV_CTRL		0x00
#define NSP_GPIO_HYSTERESIS_EN		0x10
#define NSP_GPIO_SLEW_RATE_EN		0x14
#define NSP_PULL_UP_EN			0x18
#define NSP_PULL_DOWN_EN		0x1c
#define GPIO_DRV_STRENGTH_BITS		0x03

/*
 * nsp GPIO core
 *
 * @dev: pointer to device
 * @base: I/O register base for nsp GPIO controller
 * @io_ctrl: I/O register base for PINCONF support outside the GPIO block
 * @gc: GPIO chip
 * @pctl: pointer to pinctrl_dev
 * @pctldesc: pinctrl descriptor
 * @irq_domain: pointer to irq domain
 * @lock: lock to protect access to I/O registers
 */
struct nsp_gpio {
	struct device *dev;
	void __iomem *base;
	void __iomem *io_ctrl;
	struct gpio_chip gc;
	struct pinctrl_dev *pctl;
	struct pinctrl_desc pctldesc;
	struct irq_domain *irq_domain;
	spinlock_t lock;
};

enum base_type {
	REG,
	IO_CTRL
};

/*
 * Mapping from PINCONF pins to GPIO pins is 1-to-1
 */
static inline unsigned nsp_pin_to_gpio(unsigned pin)
{
	return pin;
}

/*
 *  nsp_set_bit - set or clear one bit (corresponding to the GPIO pin) in a
 *  nsp GPIO register
 *
 *  @nsp_gpio: nsp GPIO device
 *  @base_type: reg base to modify
 *  @reg: register offset
 *  @gpio: GPIO pin
 *  @set: set or clear
 */
static inline void nsp_set_bit(struct nsp_gpio *chip, enum base_type address,
			       unsigned int reg, unsigned gpio, bool set)
{
	u32 val;
	void __iomem *base_address;

	if (address == IO_CTRL)
		base_address = chip->io_ctrl;
	else
		base_address = chip->base;

	val = readl(base_address + reg);
	if (set)
		val |= BIT(gpio);
	else
		val &= ~BIT(gpio);

	writel(val, base_address + reg);
}

/*
 *  nsp_get_bit - get one bit (corresponding to the GPIO pin) in a
 *  nsp GPIO register
 */
static inline bool nsp_get_bit(struct nsp_gpio *chip, enum base_type address,
			       unsigned int reg, unsigned gpio)
{
	if (address == IO_CTRL)
		return !!(readl(chip->io_ctrl + reg) & BIT(gpio));
	else
		return !!(readl(chip->base + reg) & BIT(gpio));
}

static irqreturn_t nsp_gpio_irq_handler(int irq, void *data)
{
	struct nsp_gpio *chip = (struct nsp_gpio *)data;
	struct gpio_chip gc = chip->gc;
	int bit;
	unsigned long int_bits = 0;
	u32 int_status;

	/* go through the entire GPIOs and handle all interrupts */
	int_status = readl(chip->base + NSP_CHIP_A_INT_STATUS);
	if (int_status & NSP_CHIP_A_GPIO_INT_BIT) {
		unsigned int event, level;

		/* Get level and edge interrupts */
		event = readl(chip->base + NSP_GPIO_EVENT_INT_MASK) &
			      readl(chip->base + NSP_GPIO_EVENT);
		level = readl(chip->base + NSP_GPIO_DATA_IN) ^
			      readl(chip->base + NSP_GPIO_INT_POLARITY);
		level &= readl(chip->base + NSP_GPIO_INT_MASK);
		int_bits = level | event;

		for_each_set_bit(bit, &int_bits, gc.ngpio) {
			/*
			 * Clear the interrupt before invoking the
			 * handler, so we do not leave any window
			 */
			writel(BIT(bit), chip->base + NSP_GPIO_EVENT);
			generic_handle_irq(
				irq_linear_revmap(chip->irq_domain, bit));
		}
	}

	return  int_bits ? IRQ_HANDLED : IRQ_NONE;
}

static void nsp_gpio_irq_ack(struct irq_data *d)
{
	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
	unsigned gpio = d->hwirq;
	u32 val = BIT(gpio);
	u32 trigger_type;

	trigger_type = irq_get_trigger_type(d->irq);
	if (trigger_type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
		nsp_set_bit(chip, REG, NSP_GPIO_EVENT, gpio, val);
}

/*
 *  nsp_gpio_irq_set_mask - mask/unmask a GPIO interrupt
 *
 *  @d: IRQ chip data
 *  @unmask: mask/unmask GPIO interrupt
 */
static void nsp_gpio_irq_set_mask(struct irq_data *d, bool unmask)
{
	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
	unsigned gpio = d->hwirq;
	u32 trigger_type;

	trigger_type = irq_get_trigger_type(d->irq);
	if (trigger_type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
		nsp_set_bit(chip, REG, NSP_GPIO_EVENT_INT_MASK, gpio, unmask);
	else
		nsp_set_bit(chip, REG, NSP_GPIO_INT_MASK, gpio, unmask);
}

static void nsp_gpio_irq_mask(struct irq_data *d)
{
	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_gpio_irq_set_mask(d, false);
	spin_unlock_irqrestore(&chip->lock, flags);
}

static void nsp_gpio_irq_unmask(struct irq_data *d)
{
	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_gpio_irq_set_mask(d, true);
	spin_unlock_irqrestore(&chip->lock, flags);
}

static int nsp_gpio_irq_set_type(struct irq_data *d, unsigned int type)
{
	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
	unsigned gpio = d->hwirq;
	bool level_low;
	bool falling;
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	falling = nsp_get_bit(chip, REG, NSP_GPIO_EVENT_INT_POLARITY, gpio);
	level_low = nsp_get_bit(chip, REG, NSP_GPIO_INT_POLARITY, gpio);

	switch (type & IRQ_TYPE_SENSE_MASK) {
	case IRQ_TYPE_EDGE_RISING:
		falling = false;
		break;

	case IRQ_TYPE_EDGE_FALLING:
		falling = true;
		break;

	case IRQ_TYPE_LEVEL_HIGH:
		level_low = false;
		break;

	case IRQ_TYPE_LEVEL_LOW:
		level_low = true;
		break;

	default:
		dev_err(chip->dev, "invalid GPIO IRQ type 0x%x\n",
			type);
		spin_unlock_irqrestore(&chip->lock, flags);
		return -EINVAL;
	}

	nsp_set_bit(chip, REG, NSP_GPIO_EVENT_INT_POLARITY, gpio, falling);
	nsp_set_bit(chip, REG, NSP_GPIO_INT_POLARITY, gpio, level_low);
	spin_unlock_irqrestore(&chip->lock, flags);

	dev_dbg(chip->dev, "gpio:%u level_low:%s falling:%s\n", gpio,
		level_low ? "true" : "false", falling ? "true" : "false");
	return 0;
}

static struct irq_chip nsp_gpio_irq_chip = {
	.name = "gpio-a",
	.irq_enable = nsp_gpio_irq_unmask,
	.irq_disable = nsp_gpio_irq_mask,
	.irq_ack = nsp_gpio_irq_ack,
	.irq_mask = nsp_gpio_irq_mask,
	.irq_unmask = nsp_gpio_irq_unmask,
	.irq_set_type = nsp_gpio_irq_set_type,
};

/*
 * Request the nsp IOMUX pinmux controller to mux individual pins to GPIO
 */
static int nsp_gpio_request(struct gpio_chip *gc, unsigned offset)
{
	unsigned gpio = gc->base + offset;

	return pinctrl_request_gpio(gpio);
}

static void nsp_gpio_free(struct gpio_chip *gc, unsigned offset)
{
	unsigned gpio = gc->base + offset;

	pinctrl_free_gpio(gpio);
}

static int nsp_gpio_direction_input(struct gpio_chip *gc, unsigned gpio)
{
	struct nsp_gpio *chip = gpiochip_get_data(gc);
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_set_bit(chip, REG, NSP_GPIO_OUT_EN, gpio, false);
	spin_unlock_irqrestore(&chip->lock, flags);

	dev_dbg(chip->dev, "gpio:%u set input\n", gpio);
	return 0;
}

static int nsp_gpio_direction_output(struct gpio_chip *gc, unsigned gpio,
				     int val)
{
	struct nsp_gpio *chip = gpiochip_get_data(gc);
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_set_bit(chip, REG, NSP_GPIO_OUT_EN, gpio, true);
	nsp_set_bit(chip, REG, NSP_GPIO_DATA_OUT, gpio, !!(val));
	spin_unlock_irqrestore(&chip->lock, flags);

	dev_dbg(chip->dev, "gpio:%u set output, value:%d\n", gpio, val);
	return 0;
}

static void nsp_gpio_set(struct gpio_chip *gc, unsigned gpio, int val)
{
	struct nsp_gpio *chip = gpiochip_get_data(gc);
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_set_bit(chip, REG, NSP_GPIO_DATA_OUT, gpio, !!(val));
	spin_unlock_irqrestore(&chip->lock, flags);

	dev_dbg(chip->dev, "gpio:%u set, value:%d\n", gpio, val);
}

static int nsp_gpio_get(struct gpio_chip *gc, unsigned gpio)
{
	struct nsp_gpio *chip = gpiochip_get_data(gc);

	return !!(readl(chip->base + NSP_GPIO_DATA_IN) & BIT(gpio));
}

static int nsp_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
{
	struct nsp_gpio *chip = gpiochip_get_data(gc);

	return irq_linear_revmap(chip->irq_domain, offset);
}

static int nsp_get_groups_count(struct pinctrl_dev *pctldev)
{
	return 1;
}

/*
 * Only one group: "gpio_grp", since this local pinctrl device only performs
 * GPIO specific PINCONF configurations
 */
static const char *nsp_get_group_name(struct pinctrl_dev *pctldev,
				      unsigned selector)
{
	return "gpio_grp";
}

static const struct pinctrl_ops nsp_pctrl_ops = {
	.get_groups_count = nsp_get_groups_count,
	.get_group_name = nsp_get_group_name,
	.dt_node_to_map = pinconf_generic_dt_node_to_map_pin,
	.dt_free_map = pinctrl_utils_free_map,
};

static int nsp_gpio_set_slew(struct nsp_gpio *chip, unsigned gpio, u16 slew)
{
	if (slew)
		nsp_set_bit(chip, IO_CTRL, NSP_GPIO_SLEW_RATE_EN, gpio, true);
	else
		nsp_set_bit(chip, IO_CTRL, NSP_GPIO_SLEW_RATE_EN, gpio, false);

	return 0;
}

static int nsp_gpio_set_pull(struct nsp_gpio *chip, unsigned gpio,
			     bool pull_up, bool pull_down)
{
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	nsp_set_bit(chip, IO_CTRL, NSP_PULL_DOWN_EN, gpio, pull_down);
	nsp_set_bit(chip, IO_CTRL, NSP_PULL_UP_EN, gpio, pull_up);
	spin_unlock_irqrestore(&chip->lock, flags);

	dev_dbg(chip->dev, "gpio:%u set pullup:%d pulldown: %d\n",
		gpio, pull_up, pull_down);
	return 0;
}

static void nsp_gpio_get_pull(struct nsp_gpio *chip, unsigned gpio,
			      bool *pull_up, bool *pull_down)
{
	unsigned long flags;

	spin_lock_irqsave(&chip->lock, flags);
	*pull_up = nsp_get_bit(chip, IO_CTRL, NSP_PULL_UP_EN, gpio);
	*pull_down = nsp_get_bit(chip, IO_CTRL, NSP_PULL_DOWN_EN, gpio);
	spin_unlock_irqrestore(&chip->lock, flags);
}

static int nsp_gpio_set_strength(struct nsp_gpio *chip, unsigned gpio,
				 u16 strength)
{
	u32 offset, shift, i;
	u32 val;
	unsigned long flags;

	/* make sure drive strength is supported */
	if (strength < 2 || strength > 16 || (strength % 2))
		return -ENOTSUPP;

	shift = gpio;
	offset = NSP_GPIO_DRV_CTRL;
	dev_dbg(chip->dev, "gpio:%u set drive strength:%d mA\n", gpio,
		strength);
	spin_lock_irqsave(&chip->lock, flags);
	strength = (strength / 2) - 1;
	for (i = GPIO_DRV_STRENGTH_BITS; i > 0; i--) {
		val = readl(chip->io_ctrl + offset);
		val &= ~BIT(shift);
		val |= ((strength >> (i-1)) & 0x1) << shift;
		writel(val, chip->io_ctrl + offset);
		offset += 4;
	}
	spin_unlock_irqrestore(&chip->lock, flags);

	return 0;
}

static int nsp_gpio_get_strength(struct nsp_gpio *chip, unsigned gpio,
				 u16 *strength)
{
	unsigned int offset, shift;
	u32 val;
	unsigned long flags;
	int i;

	offset = NSP_GPIO_DRV_CTRL;
	shift = gpio;

	spin_lock_irqsave(&chip->lock, flags);
	*strength = 0;
	for (i = (GPIO_DRV_STRENGTH_BITS - 1); i >= 0; i--) {
		val = readl(chip->io_ctrl + offset) & BIT(shift);
		val >>= shift;
		*strength += (val << i);
		offset += 4;
	}

	/* convert to mA */
	*strength = (*strength + 1) * 2;
	spin_unlock_irqrestore(&chip->lock, flags);

	return 0;
}

int nsp_pin_config_group_get(struct pinctrl_dev *pctldev, unsigned selector,
			     unsigned long *config)
{
	return 0;
}

int nsp_pin_config_group_set(struct pinctrl_dev *pctldev, unsigned selector,
			     unsigned long *configs, unsigned num_configs)
{
	return 0;
}

static int nsp_pin_config_get(struct pinctrl_dev *pctldev, unsigned pin,
			      unsigned long *config)
{
	struct nsp_gpio *chip = pinctrl_dev_get_drvdata(pctldev);
	enum pin_config_param param = pinconf_to_config_param(*config);
	unsigned int gpio;
	u16 arg = 0;
	bool pull_up, pull_down;
	int ret;

	gpio = nsp_pin_to_gpio(pin);
	switch (param) {
	case PIN_CONFIG_BIAS_DISABLE:
		nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
		if ((pull_up == false) && (pull_down == false))
			return 0;
		else
			return -EINVAL;

	case PIN_CONFIG_BIAS_PULL_UP:
		nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
		if (pull_up)
			return 0;
		else
			return -EINVAL;

	case PIN_CONFIG_BIAS_PULL_DOWN:
		nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
		if (pull_down)
			return 0;
		else
			return -EINVAL;

	case PIN_CONFIG_DRIVE_STRENGTH:
		ret = nsp_gpio_get_strength(chip, gpio, &arg);
		if (ret)
			return ret;
		*config = pinconf_to_config_packed(param, arg);
		return 0;

	default:
		return -ENOTSUPP;
	}
}

static int nsp_pin_config_set(struct pinctrl_dev *pctldev, unsigned pin,
			      unsigned long *configs, unsigned num_configs)
{
	struct nsp_gpio *chip = pinctrl_dev_get_drvdata(pctldev);
	enum pin_config_param param;
	u16 arg;
	unsigned int i, gpio;
	int ret = -ENOTSUPP;

	gpio = nsp_pin_to_gpio(pin);
	for (i = 0; i < num_configs; i++) {
		param = pinconf_to_config_param(configs[i]);
		arg = pinconf_to_config_argument(configs[i]);

		switch (param) {
		case PIN_CONFIG_BIAS_DISABLE:
			ret = nsp_gpio_set_pull(chip, gpio, false, false);
			if (ret < 0)
				goto out;
			break;

		case PIN_CONFIG_BIAS_PULL_UP:
			ret = nsp_gpio_set_pull(chip, gpio, true, false);
			if (ret < 0)
				goto out;
			break;

		case PIN_CONFIG_BIAS_PULL_DOWN:
			ret = nsp_gpio_set_pull(chip, gpio, false, true);
			if (ret < 0)
				goto out;
			break;

		case PIN_CONFIG_DRIVE_STRENGTH:
			ret = nsp_gpio_set_strength(chip, gpio, arg);
			if (ret < 0)
				goto out;
			break;

		case PIN_CONFIG_SLEW_RATE:
			ret = nsp_gpio_set_slew(chip, gpio, arg);
			if (ret < 0)
				goto out;
			break;

		default:
			dev_err(chip->dev, "invalid configuration\n");
			return -ENOTSUPP;
		}
	}

out:
	return ret;
}

static const struct pinconf_ops nsp_pconf_ops = {
	.is_generic = true,
	.pin_config_get = nsp_pin_config_get,
	.pin_config_set = nsp_pin_config_set,
	.pin_config_group_get = nsp_pin_config_group_get,
	.pin_config_group_set = nsp_pin_config_group_set,
};

/*
 * NSP GPIO controller supports some PINCONF related configurations such as
 * pull up, pull down, slew and drive strength, when the pin is configured
 * to GPIO.
 *
 * Here a local pinctrl device is created with simple 1-to-1 pin mapping to the
 * local GPIO pins
 */
static int nsp_gpio_register_pinconf(struct nsp_gpio *chip)
{
	struct pinctrl_desc *pctldesc = &chip->pctldesc;
	struct pinctrl_pin_desc *pins;
	struct gpio_chip *gc = &chip->gc;
	int i;

	pins = devm_kcalloc(chip->dev, gc->ngpio, sizeof(*pins), GFP_KERNEL);
	if (!pins)
		return -ENOMEM;
	for (i = 0; i < gc->ngpio; i++) {
		pins[i].number = i;
		pins[i].name = devm_kasprintf(chip->dev, GFP_KERNEL,
					      "gpio-%d", i);
		if (!pins[i].name)
			return -ENOMEM;
	}
	pctldesc->name = dev_name(chip->dev);
	pctldesc->pctlops = &nsp_pctrl_ops;
	pctldesc->pins = pins;
	pctldesc->npins = gc->ngpio;
	pctldesc->confops = &nsp_pconf_ops;

	chip->pctl = devm_pinctrl_register(chip->dev, pctldesc, chip);
	if (IS_ERR(chip->pctl)) {
		dev_err(chip->dev, "unable to register pinctrl device\n");
		return PTR_ERR(chip->pctl);
	}

	return 0;
}

static const struct of_device_id nsp_gpio_of_match[] = {
	{.compatible = "brcm,nsp-gpio-a",},
	{}
};

static int nsp_gpio_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct resource *res;
	struct nsp_gpio *chip;
	struct gpio_chip *gc;
	u32 val, count;
	int irq, ret;

	if (of_property_read_u32(pdev->dev.of_node, "ngpios", &val)) {
		dev_err(&pdev->dev, "Missing ngpios OF property\n");
		return -ENODEV;
	}

	chip = devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL);
	if (!chip)
		return -ENOMEM;

	chip->dev = dev;
	platform_set_drvdata(pdev, chip);

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	chip->base = devm_ioremap_resource(dev, res);
	if (IS_ERR(chip->base)) {
		dev_err(dev, "unable to map I/O memory\n");
		return PTR_ERR(chip->base);
	}

	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	chip->io_ctrl = devm_ioremap_resource(dev, res);
	if (IS_ERR(chip->io_ctrl)) {
		dev_err(dev, "unable to map I/O memory\n");
		return PTR_ERR(chip->io_ctrl);
	}

	spin_lock_init(&chip->lock);
	gc = &chip->gc;
	gc->base = -1;
	gc->can_sleep = false;
	gc->ngpio = val;
	gc->label = dev_name(dev);
	gc->parent = dev;
	gc->of_node = dev->of_node;
	gc->request = nsp_gpio_request;
	gc->free = nsp_gpio_free;
	gc->direction_input = nsp_gpio_direction_input;
	gc->direction_output = nsp_gpio_direction_output;
	gc->set = nsp_gpio_set;
	gc->get = nsp_gpio_get;
	gc->to_irq = nsp_gpio_to_irq;

	/* optional GPIO interrupt support */
	irq = platform_get_irq(pdev, 0);
	if (irq > 0) {
		/* Create irq domain so that each pin can be assigned an IRQ.*/
		chip->irq_domain = irq_domain_add_linear(gc->of_node, gc->ngpio,
							 &irq_domain_simple_ops,
							 chip);
		if (!chip->irq_domain) {
			dev_err(&pdev->dev, "Couldn't allocate IRQ domain\n");
			return -ENXIO;
		}

		/* Map each gpio to an IRQ and set the handler for gpiolib. */
		for (count = 0; count < gc->ngpio; count++) {
			int irq = irq_create_mapping(chip->irq_domain, count);

			irq_set_chip_and_handler(irq, &nsp_gpio_irq_chip,
						 handle_simple_irq);
			irq_set_chip_data(irq, chip);
		}

		/* Install ISR for this GPIO controller. */
		ret = devm_request_irq(&pdev->dev, irq, nsp_gpio_irq_handler,
				       IRQF_SHARED, "gpio-a", chip);
		if (ret) {
			dev_err(&pdev->dev, "Unable to request IRQ%d: %d\n",
				irq, ret);
			goto err_rm_gpiochip;
		}

		val = readl(chip->base + NSP_CHIP_A_INT_MASK);
		val = val | NSP_CHIP_A_GPIO_INT_BIT;
		writel(val, (chip->base + NSP_CHIP_A_INT_MASK));
	}

	ret = gpiochip_add_data(gc, chip);
	if (ret < 0) {
		dev_err(dev, "unable to add GPIO chip\n");
		return ret;
	}

	ret = nsp_gpio_register_pinconf(chip);
	if (ret) {
		dev_err(dev, "unable to register pinconf\n");
		goto err_rm_gpiochip;
	}

	return 0;

err_rm_gpiochip:
	gpiochip_remove(gc);

	return ret;
}

static struct platform_driver nsp_gpio_driver = {
	.driver = {
		.name = "nsp-gpio-a",
		.of_match_table = nsp_gpio_of_match,
	},
	.probe = nsp_gpio_probe,
};

static int __init nsp_gpio_init(void)
{
	return platform_driver_probe(&nsp_gpio_driver, nsp_gpio_probe);
}
arch_initcall_sync(nsp_gpio_init);
Commit	Line	Data
8bfcbbbc YRDR	1	/*
	2	* Copyright (C) 2015 Broadcom Corporation
	3	*
	4	* This program is free software; you can redistribute it and/or
	5	* modify it under the terms of the GNU General Public License as
	6	* published by the Free Software Foundation version 2.
	7	*
	8	* This program is distributed "as is" WITHOUT ANY WARRANTY of any
	9	* kind, whether express or implied; without even the implied warranty
	10	* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	11	* GNU General Public License for more details.
	12	*
	13	* This file contains the Broadcom Northstar Plus (NSP) GPIO driver that
	14	* supports the chipCommonA GPIO controller. Basic PINCONF such as bias,
	15	* pull up/down, slew and drive strength are also supported in this driver.
	16	*
	17	* Pins from the chipCommonA GPIO can be individually muxed to GPIO function,
	18	* through the interaction with the NSP IOMUX controller.
	19	*/
	20
27cc78e3	21	#include <linux/gpio/driver.h>
8bfcbbbc YRDR	22	#include <linux/interrupt.h>
	23	#include <linux/io.h>
	24	#include <linux/ioport.h>
	25	#include <linux/kernel.h>
	26	#include <linux/of_address.h>
	27	#include <linux/of_device.h>
	28	#include <linux/of_irq.h>
	29	#include <linux/pinctrl/pinconf.h>
	30	#include <linux/pinctrl/pinconf-generic.h>
	31	#include <linux/pinctrl/pinctrl.h>
	32	#include <linux/slab.h>
	33
	34	#include "../pinctrl-utils.h"
	35
	36	#define NSP_CHIP_A_INT_STATUS 0x00
	37	#define NSP_CHIP_A_INT_MASK 0x04
	38	#define NSP_GPIO_DATA_IN 0x40
	39	#define NSP_GPIO_DATA_OUT 0x44
	40	#define NSP_GPIO_OUT_EN 0x48
	41	#define NSP_GPIO_INT_POLARITY 0x50
	42	#define NSP_GPIO_INT_MASK 0x54
	43	#define NSP_GPIO_EVENT 0x58
	44	#define NSP_GPIO_EVENT_INT_MASK 0x5c
	45	#define NSP_GPIO_EVENT_INT_POLARITY 0x64
	46	#define NSP_CHIP_A_GPIO_INT_BIT 0x01
	47
	48	/* I/O parameters offset for chipcommon A GPIO */
	49	#define NSP_GPIO_DRV_CTRL 0x00
	50	#define NSP_GPIO_HYSTERESIS_EN 0x10
	51	#define NSP_GPIO_SLEW_RATE_EN 0x14
	52	#define NSP_PULL_UP_EN 0x18
	53	#define NSP_PULL_DOWN_EN 0x1c
	54	#define GPIO_DRV_STRENGTH_BITS 0x03
	55
	56	/*
	57	* nsp GPIO core
	58	*
	59	* @dev: pointer to device
	60	* @base: I/O register base for nsp GPIO controller
	61	* @io_ctrl: I/O register base for PINCONF support outside the GPIO block
	62	* @gc: GPIO chip
	63	* @pctl: pointer to pinctrl_dev
	64	* @pctldesc: pinctrl descriptor
	65	* @irq_domain: pointer to irq domain
	66	* @lock: lock to protect access to I/O registers
	67	*/
	68	struct nsp_gpio {
	69	struct device *dev;
	70	void __iomem *base;
	71	void __iomem *io_ctrl;
	72	struct gpio_chip gc;
	73	struct pinctrl_dev *pctl;
	74	struct pinctrl_desc pctldesc;
	75	struct irq_domain *irq_domain;
	76	spinlock_t lock;
	77	};
	78
	79	enum base_type {
	80	REG,
	81	IO_CTRL
	82	};
	83
8bfcbbbc YRDR	84	/*
	85	* Mapping from PINCONF pins to GPIO pins is 1-to-1
	86	*/
	87	static inline unsigned nsp_pin_to_gpio(unsigned pin)
	88	{
	89	return pin;
	90	}
	91
	92	/*
	93	* nsp_set_bit - set or clear one bit (corresponding to the GPIO pin) in a
	94	* nsp GPIO register
	95	*
	96	* @nsp_gpio: nsp GPIO device
	97	* @base_type: reg base to modify
	98	* @reg: register offset
	99	* @gpio: GPIO pin
	100	* @set: set or clear
	101	*/
	102	static inline void nsp_set_bit(struct nsp_gpio *chip, enum base_type address,
	103	unsigned int reg, unsigned gpio, bool set)
	104	{
	105	u32 val;
	106	void __iomem *base_address;
	107
	108	if (address == IO_CTRL)
	109	base_address = chip->io_ctrl;
	110	else
	111	base_address = chip->base;
	112
	113	val = readl(base_address + reg);
	114	if (set)
	115	val \|= BIT(gpio);
	116	else
	117	val &= ~BIT(gpio);
	118
	119	writel(val, base_address + reg);
	120	}
	121
	122	/*
	123	* nsp_get_bit - get one bit (corresponding to the GPIO pin) in a
	124	* nsp GPIO register
	125	*/
	126	static inline bool nsp_get_bit(struct nsp_gpio *chip, enum base_type address,
	127	unsigned int reg, unsigned gpio)
	128	{
	129	if (address == IO_CTRL)
	130	return !!(readl(chip->io_ctrl + reg) & BIT(gpio));
	131	else
	132	return !!(readl(chip->base + reg) & BIT(gpio));
	133	}
	134
	135	static irqreturn_t nsp_gpio_irq_handler(int irq, void *data)
	136	{
	137	struct nsp_gpio chip = (struct nsp_gpio )data;
	138	struct gpio_chip gc = chip->gc;
	139	int bit;
	140	unsigned long int_bits = 0;
	141	u32 int_status;
	142
	143	/* go through the entire GPIOs and handle all interrupts */
	144	int_status = readl(chip->base + NSP_CHIP_A_INT_STATUS);
	145	if (int_status & NSP_CHIP_A_GPIO_INT_BIT) {
	146	unsigned int event, level;
	147
148	/* Get level and edge interrupts */
149	event = readl(chip->base + NSP_GPIO_EVENT_INT_MASK) &
150	readl(chip->base + NSP_GPIO_EVENT);
151	level = readl(chip->base + NSP_GPIO_DATA_IN) ^
152	readl(chip->base + NSP_GPIO_INT_POLARITY);
153	level &= readl(chip->base + NSP_GPIO_INT_MASK);
154	int_bits = level \| event;
155
156	for_each_set_bit(bit, &int_bits, gc.ngpio) {
157	/*
158	* Clear the interrupt before invoking the
159	* handler, so we do not leave any window
160	*/
161	writel(BIT(bit), chip->base + NSP_GPIO_EVENT);
162	generic_handle_irq(
163	irq_linear_revmap(chip->irq_domain, bit));
164	}
165	}
166
167	return int_bits ? IRQ_HANDLED : IRQ_NONE;
168	}
169
170	static void nsp_gpio_irq_ack(struct irq_data *d)
171	{
172	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
173	unsigned gpio = d->hwirq;
174	u32 val = BIT(gpio);
175	u32 trigger_type;
176
177	trigger_type = irq_get_trigger_type(d->irq);
178	if (trigger_type & (IRQ_TYPE_EDGE_FALLING \| IRQ_TYPE_EDGE_RISING))
179	nsp_set_bit(chip, REG, NSP_GPIO_EVENT, gpio, val);
180	}
181
182	/*
183	* nsp_gpio_irq_set_mask - mask/unmask a GPIO interrupt
184	*
185	* @d: IRQ chip data
186	* @unmask: mask/unmask GPIO interrupt
187	*/
188	static void nsp_gpio_irq_set_mask(struct irq_data *d, bool unmask)
189	{
190	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
191	unsigned gpio = d->hwirq;
192	u32 trigger_type;
193
194	trigger_type = irq_get_trigger_type(d->irq);
195	if (trigger_type & (IRQ_TYPE_EDGE_FALLING \| IRQ_TYPE_EDGE_RISING))
196	nsp_set_bit(chip, REG, NSP_GPIO_EVENT_INT_MASK, gpio, unmask);
197	else
198	nsp_set_bit(chip, REG, NSP_GPIO_INT_MASK, gpio, unmask);
199	}
200
201	static void nsp_gpio_irq_mask(struct irq_data *d)
202	{
203	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
204	unsigned long flags;
205
206	spin_lock_irqsave(&chip->lock, flags);
207	nsp_gpio_irq_set_mask(d, false);
208	spin_unlock_irqrestore(&chip->lock, flags);
209	}
210
211	static void nsp_gpio_irq_unmask(struct irq_data *d)
212	{
213	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
214	unsigned long flags;
215
216	spin_lock_irqsave(&chip->lock, flags);
217	nsp_gpio_irq_set_mask(d, true);
218	spin_unlock_irqrestore(&chip->lock, flags);
219	}
220
221	static int nsp_gpio_irq_set_type(struct irq_data *d, unsigned int type)
222	{
223	struct nsp_gpio *chip = irq_data_get_irq_chip_data(d);
224	unsigned gpio = d->hwirq;
225	bool level_low;
226	bool falling;
227	unsigned long flags;
228
229	spin_lock_irqsave(&chip->lock, flags);
230	falling = nsp_get_bit(chip, REG, NSP_GPIO_EVENT_INT_POLARITY, gpio);
231	level_low = nsp_get_bit(chip, REG, NSP_GPIO_INT_POLARITY, gpio);
232
233	switch (type & IRQ_TYPE_SENSE_MASK) {
234	case IRQ_TYPE_EDGE_RISING:
235	falling = false;
236	break;
237
238	case IRQ_TYPE_EDGE_FALLING:
239	falling = true;
240	break;
241
242	case IRQ_TYPE_LEVEL_HIGH:
243	level_low = false;
244	break;
245
246	case IRQ_TYPE_LEVEL_LOW:
247	level_low = true;
248	break;
249
250	default:
251	dev_err(chip->dev, "invalid GPIO IRQ type 0x%x\n",
252	type);
253	spin_unlock_irqrestore(&chip->lock, flags);
254	return -EINVAL;
255	}
256
257	nsp_set_bit(chip, REG, NSP_GPIO_EVENT_INT_POLARITY, gpio, falling);
258	nsp_set_bit(chip, REG, NSP_GPIO_INT_POLARITY, gpio, level_low);
259	spin_unlock_irqrestore(&chip->lock, flags);
260
261	dev_dbg(chip->dev, "gpio:%u level_low:%s falling:%s\n", gpio,
262	level_low ? "true" : "false", falling ? "true" : "false");
263	return 0;
264	}
265
266	static struct irq_chip nsp_gpio_irq_chip = {
267	.name = "gpio-a",
268	.irq_enable = nsp_gpio_irq_unmask,
269	.irq_disable = nsp_gpio_irq_mask,
270	.irq_ack = nsp_gpio_irq_ack,
271	.irq_mask = nsp_gpio_irq_mask,
272	.irq_unmask = nsp_gpio_irq_unmask,
273	.irq_set_type = nsp_gpio_irq_set_type,
274	};
275
276	/*
277	* Request the nsp IOMUX pinmux controller to mux individual pins to GPIO
278	*/
279	static int nsp_gpio_request(struct gpio_chip *gc, unsigned offset)
280	{
281	unsigned gpio = gc->base + offset;
282
283	return pinctrl_request_gpio(gpio);
284	}
285
286	static void nsp_gpio_free(struct gpio_chip *gc, unsigned offset)
287	{
288	unsigned gpio = gc->base + offset;
289
290	pinctrl_free_gpio(gpio);
291	}
292
293	static int nsp_gpio_direction_input(struct gpio_chip *gc, unsigned gpio)
294	{
27cc78e3	295	struct nsp_gpio *chip = gpiochip_get_data(gc);
8bfcbbbc YRDR	296	unsigned long flags;
	297
	298	spin_lock_irqsave(&chip->lock, flags);
	299	nsp_set_bit(chip, REG, NSP_GPIO_OUT_EN, gpio, false);
	300	spin_unlock_irqrestore(&chip->lock, flags);
	301
	302	dev_dbg(chip->dev, "gpio:%u set input\n", gpio);
	303	return 0;
	304	}
	305
	306	static int nsp_gpio_direction_output(struct gpio_chip *gc, unsigned gpio,
	307	int val)
	308	{
27cc78e3	309	struct nsp_gpio *chip = gpiochip_get_data(gc);
8bfcbbbc YRDR	310	unsigned long flags;
	311
	312	spin_lock_irqsave(&chip->lock, flags);
	313	nsp_set_bit(chip, REG, NSP_GPIO_OUT_EN, gpio, true);
	314	nsp_set_bit(chip, REG, NSP_GPIO_DATA_OUT, gpio, !!(val));
	315	spin_unlock_irqrestore(&chip->lock, flags);
	316
	317	dev_dbg(chip->dev, "gpio:%u set output, value:%d\n", gpio, val);
	318	return 0;
	319	}
	320
	321	static void nsp_gpio_set(struct gpio_chip *gc, unsigned gpio, int val)
	322	{
27cc78e3	323	struct nsp_gpio *chip = gpiochip_get_data(gc);
8bfcbbbc YRDR	324	unsigned long flags;
	325
	326	spin_lock_irqsave(&chip->lock, flags);
	327	nsp_set_bit(chip, REG, NSP_GPIO_DATA_OUT, gpio, !!(val));
	328	spin_unlock_irqrestore(&chip->lock, flags);
	329
	330	dev_dbg(chip->dev, "gpio:%u set, value:%d\n", gpio, val);
	331	}
	332
	333	static int nsp_gpio_get(struct gpio_chip *gc, unsigned gpio)
	334	{
27cc78e3	335	struct nsp_gpio *chip = gpiochip_get_data(gc);
8bfcbbbc YRDR	336
	337	return !!(readl(chip->base + NSP_GPIO_DATA_IN) & BIT(gpio));
	338	}
	339
	340	static int nsp_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
	341	{
27cc78e3	342	struct nsp_gpio *chip = gpiochip_get_data(gc);
8bfcbbbc YRDR	343
	344	return irq_linear_revmap(chip->irq_domain, offset);
	345	}
	346
	347	static int nsp_get_groups_count(struct pinctrl_dev *pctldev)
	348	{
	349	return 1;
	350	}
	351
	352	/*
	353	* Only one group: "gpio_grp", since this local pinctrl device only performs
	354	* GPIO specific PINCONF configurations
	355	*/
	356	static const char nsp_get_group_name(struct pinctrl_dev pctldev,
	357	unsigned selector)
	358	{
	359	return "gpio_grp";
	360	}
	361
	362	static const struct pinctrl_ops nsp_pctrl_ops = {
	363	.get_groups_count = nsp_get_groups_count,
	364	.get_group_name = nsp_get_group_name,
	365	.dt_node_to_map = pinconf_generic_dt_node_to_map_pin,
d32f7fd3	366	.dt_free_map = pinctrl_utils_free_map,
8bfcbbbc YRDR	367	};
	368
	369	static int nsp_gpio_set_slew(struct nsp_gpio *chip, unsigned gpio, u16 slew)
	370	{
	371	if (slew)
	372	nsp_set_bit(chip, IO_CTRL, NSP_GPIO_SLEW_RATE_EN, gpio, true);
	373	else
	374	nsp_set_bit(chip, IO_CTRL, NSP_GPIO_SLEW_RATE_EN, gpio, false);
	375
	376	return 0;
	377	}
	378
	379	static int nsp_gpio_set_pull(struct nsp_gpio *chip, unsigned gpio,
	380	bool pull_up, bool pull_down)
	381	{
	382	unsigned long flags;
	383
	384	spin_lock_irqsave(&chip->lock, flags);
	385	nsp_set_bit(chip, IO_CTRL, NSP_PULL_DOWN_EN, gpio, pull_down);
	386	nsp_set_bit(chip, IO_CTRL, NSP_PULL_UP_EN, gpio, pull_up);
	387	spin_unlock_irqrestore(&chip->lock, flags);
	388
	389	dev_dbg(chip->dev, "gpio:%u set pullup:%d pulldown: %d\n",
	390	gpio, pull_up, pull_down);
	391	return 0;
	392	}
	393
	394	static void nsp_gpio_get_pull(struct nsp_gpio *chip, unsigned gpio,
	395	bool pull_up, bool pull_down)
	396	{
	397	unsigned long flags;
	398
	399	spin_lock_irqsave(&chip->lock, flags);
	400	*pull_up = nsp_get_bit(chip, IO_CTRL, NSP_PULL_UP_EN, gpio);
	401	*pull_down = nsp_get_bit(chip, IO_CTRL, NSP_PULL_DOWN_EN, gpio);
	402	spin_unlock_irqrestore(&chip->lock, flags);
	403	}
	404
	405	static int nsp_gpio_set_strength(struct nsp_gpio *chip, unsigned gpio,
	406	u16 strength)
	407	{
	408	u32 offset, shift, i;
	409	u32 val;
	410	unsigned long flags;
	411
	412	/* make sure drive strength is supported */
	413	if (strength < 2 \|\| strength > 16 \|\| (strength % 2))
	414	return -ENOTSUPP;
	415
	416	shift = gpio;
	417	offset = NSP_GPIO_DRV_CTRL;
	418	dev_dbg(chip->dev, "gpio:%u set drive strength:%d mA\n", gpio,
	419	strength);
	420	spin_lock_irqsave(&chip->lock, flags);
	421	strength = (strength / 2) - 1;
	422	for (i = GPIO_DRV_STRENGTH_BITS; i > 0; i--) {
	423	val = readl(chip->io_ctrl + offset);
	424	val &= ~BIT(shift);
	425	val \|= ((strength >> (i-1)) & 0x1) << shift;
	426	writel(val, chip->io_ctrl + offset);
	427	offset += 4;
	428	}
	429	spin_unlock_irqrestore(&chip->lock, flags);
	430
431	return 0;
432	}
433
434	static int nsp_gpio_get_strength(struct nsp_gpio *chip, unsigned gpio,
435	u16 *strength)
436	{
ce6c1cd2	437	unsigned int offset, shift;
8bfcbbbc YRDR	438	u32 val;
8bfcbbbc YRDR	439	unsigned long flags;
ce6c1cd2	440	int i;
8bfcbbbc YRDR	441
	442	offset = NSP_GPIO_DRV_CTRL;
	443	shift = gpio;
	444
	445	spin_lock_irqsave(&chip->lock, flags);
	446	*strength = 0;
	447	for (i = (GPIO_DRV_STRENGTH_BITS - 1); i >= 0; i--) {
	448	val = readl(chip->io_ctrl + offset) & BIT(shift);
	449	val >>= shift;
	450	*strength += (val << i);
	451	offset += 4;
	452	}
	453
	454	/* convert to mA */
	455	strength = (strength + 1) * 2;
	456	spin_unlock_irqrestore(&chip->lock, flags);
	457
	458	return 0;
	459	}
	460
	461	int nsp_pin_config_group_get(struct pinctrl_dev *pctldev, unsigned selector,
	462	unsigned long *config)
	463	{
	464	return 0;
	465	}
	466
	467	int nsp_pin_config_group_set(struct pinctrl_dev *pctldev, unsigned selector,
	468	unsigned long *configs, unsigned num_configs)
	469	{
	470	return 0;
	471	}
	472
	473	static int nsp_pin_config_get(struct pinctrl_dev *pctldev, unsigned pin,
	474	unsigned long *config)
	475	{
	476	struct nsp_gpio *chip = pinctrl_dev_get_drvdata(pctldev);
	477	enum pin_config_param param = pinconf_to_config_param(*config);
	478	unsigned int gpio;
	479	u16 arg = 0;
	480	bool pull_up, pull_down;
	481	int ret;
	482
	483	gpio = nsp_pin_to_gpio(pin);
	484	switch (param) {
	485	case PIN_CONFIG_BIAS_DISABLE:
	486	nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
	487	if ((pull_up == false) && (pull_down == false))
	488	return 0;
	489	else
	490	return -EINVAL;
	491
	492	case PIN_CONFIG_BIAS_PULL_UP:
	493	nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
	494	if (pull_up)
	495	return 0;
	496	else
	497	return -EINVAL;
	498
	499	case PIN_CONFIG_BIAS_PULL_DOWN:
	500	nsp_gpio_get_pull(chip, gpio, &pull_up, &pull_down);
	501	if (pull_down)
	502	return 0;
	503	else
	504	return -EINVAL;
505
506	case PIN_CONFIG_DRIVE_STRENGTH:
507	ret = nsp_gpio_get_strength(chip, gpio, &arg);
508	if (ret)
509	return ret;
510	*config = pinconf_to_config_packed(param, arg);
511	return 0;
512
513	default:
514	return -ENOTSUPP;
515	}
516	}
517
518	static int nsp_pin_config_set(struct pinctrl_dev *pctldev, unsigned pin,
519	unsigned long *configs, unsigned num_configs)
520	{
521	struct nsp_gpio *chip = pinctrl_dev_get_drvdata(pctldev);
522	enum pin_config_param param;
523	u16 arg;
524	unsigned int i, gpio;
525	int ret = -ENOTSUPP;
526
527	gpio = nsp_pin_to_gpio(pin);
528	for (i = 0; i < num_configs; i++) {
529	param = pinconf_to_config_param(configs[i]);
530	arg = pinconf_to_config_argument(configs[i]);
531
532	switch (param) {
533	case PIN_CONFIG_BIAS_DISABLE:
534	ret = nsp_gpio_set_pull(chip, gpio, false, false);
535	if (ret < 0)
536	goto out;
537	break;
538
539	case PIN_CONFIG_BIAS_PULL_UP:
540	ret = nsp_gpio_set_pull(chip, gpio, true, false);
541	if (ret < 0)
542	goto out;
543	break;
544
545	case PIN_CONFIG_BIAS_PULL_DOWN:
546	ret = nsp_gpio_set_pull(chip, gpio, false, true);
547	if (ret < 0)
548	goto out;
549	break;
550
551	case PIN_CONFIG_DRIVE_STRENGTH:
552	ret = nsp_gpio_set_strength(chip, gpio, arg);
553	if (ret < 0)
554	goto out;
555	break;
556
557	case PIN_CONFIG_SLEW_RATE:
558	ret = nsp_gpio_set_slew(chip, gpio, arg);
559	if (ret < 0)
560	goto out;
561	break;
562
563	default:
564	dev_err(chip->dev, "invalid configuration\n");
565	return -ENOTSUPP;
566	}
567	}
568
569	out:
570	return ret;
571	}
572
573	static const struct pinconf_ops nsp_pconf_ops = {
574	.is_generic = true,
575	.pin_config_get = nsp_pin_config_get,
576	.pin_config_set = nsp_pin_config_set,
577	.pin_config_group_get = nsp_pin_config_group_get,
578	.pin_config_group_set = nsp_pin_config_group_set,
579	};
580
581	/*
582	* NSP GPIO controller supports some PINCONF related configurations such as
583	* pull up, pull down, slew and drive strength, when the pin is configured
584	* to GPIO.
585	*
586	* Here a local pinctrl device is created with simple 1-to-1 pin mapping to the
587	* local GPIO pins
588	*/
589	static int nsp_gpio_register_pinconf(struct nsp_gpio *chip)
590	{
591	struct pinctrl_desc *pctldesc = &chip->pctldesc;
592	struct pinctrl_pin_desc *pins;
593	struct gpio_chip *gc = &chip->gc;
594	int i;
595
596	pins = devm_kcalloc(chip->dev, gc->ngpio, sizeof(*pins), GFP_KERNEL);
597	if (!pins)
598	return -ENOMEM;
599	for (i = 0; i < gc->ngpio; i++) {
600	pins[i].number = i;
601	pins[i].name = devm_kasprintf(chip->dev, GFP_KERNEL,
602	"gpio-%d", i);
603	if (!pins[i].name)
604	return -ENOMEM;
605	}
606	pctldesc->name = dev_name(chip->dev);
607	pctldesc->pctlops = &nsp_pctrl_ops;
608	pctldesc->pins = pins;
609	pctldesc->npins = gc->ngpio;
610	pctldesc->confops = &nsp_pconf_ops;
611
315d118f	612	chip->pctl = devm_pinctrl_register(chip->dev, pctldesc, chip);
8bfcbbbc YRDR	613	if (IS_ERR(chip->pctl)) {
	614	dev_err(chip->dev, "unable to register pinctrl device\n");
	615	return PTR_ERR(chip->pctl);
	616	}
	617
	618	return 0;
	619	}
	620
	621	static const struct of_device_id nsp_gpio_of_match[] = {
	622	{.compatible = "brcm,nsp-gpio-a",},
	623	{}
	624	};
	625
	626	static int nsp_gpio_probe(struct platform_device *pdev)
	627	{
	628	struct device *dev = &pdev->dev;
	629	struct resource *res;
	630	struct nsp_gpio *chip;
	631	struct gpio_chip *gc;
	632	u32 val, count;
	633	int irq, ret;
	634
	635	if (of_property_read_u32(pdev->dev.of_node, "ngpios", &val)) {
	636	dev_err(&pdev->dev, "Missing ngpios OF property\n");
	637	return -ENODEV;
	638	}
	639
	640	chip = devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL);
	641	if (!chip)
	642	return -ENOMEM;
	643
	644	chip->dev = dev;
	645	platform_set_drvdata(pdev, chip);
	646
	647	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	648	chip->base = devm_ioremap_resource(dev, res);
	649	if (IS_ERR(chip->base)) {
	650	dev_err(dev, "unable to map I/O memory\n");
	651	return PTR_ERR(chip->base);
	652	}
	653
	654	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	655	chip->io_ctrl = devm_ioremap_resource(dev, res);
	656	if (IS_ERR(chip->io_ctrl)) {
	657	dev_err(dev, "unable to map I/O memory\n");
	658	return PTR_ERR(chip->io_ctrl);
	659	}
	660
	661	spin_lock_init(&chip->lock);
	662	gc = &chip->gc;
	663	gc->base = -1;
	664	gc->can_sleep = false;
	665	gc->ngpio = val;
	666	gc->label = dev_name(dev);
01821412	667	gc->parent = dev;
8bfcbbbc YRDR	668	gc->of_node = dev->of_node;
	669	gc->request = nsp_gpio_request;
	670	gc->free = nsp_gpio_free;
	671	gc->direction_input = nsp_gpio_direction_input;
	672	gc->direction_output = nsp_gpio_direction_output;
	673	gc->set = nsp_gpio_set;
	674	gc->get = nsp_gpio_get;
	675	gc->to_irq = nsp_gpio_to_irq;
	676
	677	/* optional GPIO interrupt support */
	678	irq = platform_get_irq(pdev, 0);
	679	if (irq > 0) {
	680	/* Create irq domain so that each pin can be assigned an IRQ.*/
	681	chip->irq_domain = irq_domain_add_linear(gc->of_node, gc->ngpio,
	682	&irq_domain_simple_ops,
	683	chip);
	684	if (!chip->irq_domain) {
	685	dev_err(&pdev->dev, "Couldn't allocate IRQ domain\n");
	686	return -ENXIO;
	687	}
	688
	689	/* Map each gpio to an IRQ and set the handler for gpiolib. */
	690	for (count = 0; count < gc->ngpio; count++) {
	691	int irq = irq_create_mapping(chip->irq_domain, count);
	692
	693	irq_set_chip_and_handler(irq, &nsp_gpio_irq_chip,
	694	handle_simple_irq);
8bfcbbbc YRDR	695	irq_set_chip_data(irq, chip);
	696	}
	697
	698	/* Install ISR for this GPIO controller. */
	699	ret = devm_request_irq(&pdev->dev, irq, nsp_gpio_irq_handler,
	700	IRQF_SHARED, "gpio-a", chip);
	701	if (ret) {
	702	dev_err(&pdev->dev, "Unable to request IRQ%d: %d\n",
	703	irq, ret);
	704	goto err_rm_gpiochip;
	705	}
	706
	707	val = readl(chip->base + NSP_CHIP_A_INT_MASK);
	708	val = val \| NSP_CHIP_A_GPIO_INT_BIT;
	709	writel(val, (chip->base + NSP_CHIP_A_INT_MASK));
	710	}
	711
27cc78e3	712	ret = gpiochip_add_data(gc, chip);
8bfcbbbc YRDR	713	if (ret < 0) {
	714	dev_err(dev, "unable to add GPIO chip\n");
	715	return ret;
	716	}
	717
	718	ret = nsp_gpio_register_pinconf(chip);
	719	if (ret) {
	720	dev_err(dev, "unable to register pinconf\n");
	721	goto err_rm_gpiochip;
	722	}
	723
	724	return 0;
	725
	726	err_rm_gpiochip:
	727	gpiochip_remove(gc);
	728
	729	return ret;
	730	}
	731
	732	static struct platform_driver nsp_gpio_driver = {
	733	.driver = {
	734	.name = "nsp-gpio-a",
	735	.of_match_table = nsp_gpio_of_match,
	736	},
	737	.probe = nsp_gpio_probe,
	738	};
	739
	740	static int __init nsp_gpio_init(void)
	741	{
	742	return platform_driver_probe(&nsp_gpio_driver, nsp_gpio_probe);
	743	}
	744	arch_initcall_sync(nsp_gpio_init);