projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'ovl-update-5.13' of git://git.kernel.org/pub/scm/linux/kernel/git/mszeredi/vfs
[linux-block.git] / drivers / perf / arm-ccn.c
CommitLineData
1802d0be 1// SPDX-License-Identifier: GPL-2.0-only
a33b0daa 2/*
a33b0daa
PM		 3 *
4 * Copyright (C) 2014 ARM Limited
5 */
6
7#include <linux/ctype.h>
8#include <linux/hrtimer.h>
9#include <linux/idr.h>
10#include <linux/interrupt.h>
11#include <linux/io.h>
12#include <linux/module.h>
ac316725 13#include <linux/mod_devicetable.h>
a33b0daa
PM		 14#include <linux/perf_event.h>
15#include <linux/platform_device.h>
16#include <linux/slab.h>
17
18#define CCN_NUM_XP_PORTS 2
19#define CCN_NUM_VCS 4
20#define CCN_NUM_REGIONS 256
21#define CCN_REGION_SIZE 0x10000
22
23#define CCN_ALL_OLY_ID 0xff00
24#define CCN_ALL_OLY_ID__OLY_ID__SHIFT 0
25#define CCN_ALL_OLY_ID__OLY_ID__MASK 0x1f
26#define CCN_ALL_OLY_ID__NODE_ID__SHIFT 8
27#define CCN_ALL_OLY_ID__NODE_ID__MASK 0x3f
28
29#define CCN_MN_ERRINT_STATUS 0x0008
30#define CCN_MN_ERRINT_STATUS__INTREQ__DESSERT 0x11
31#define CCN_MN_ERRINT_STATUS__ALL_ERRORS__ENABLE 0x02
32#define CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLED 0x20
33#define CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLE 0x22
34#define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_ENABLE 0x04
35#define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_DISABLED 0x40
36#define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_DISABLE 0x44
37#define CCN_MN_ERRINT_STATUS__PMU_EVENTS__ENABLE 0x08
38#define CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLED 0x80
39#define CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLE 0x88
40#define CCN_MN_OLY_COMP_LIST_63_0 0x01e0
41#define CCN_MN_ERR_SIG_VAL_63_0 0x0300
42#define CCN_MN_ERR_SIG_VAL_63_0__DT (1 << 1)
43
44#define CCN_DT_ACTIVE_DSM 0x0000
45#define CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(n) ((n) * 8)
46#define CCN_DT_ACTIVE_DSM__DSM_ID__MASK 0xff
47#define CCN_DT_CTL 0x0028
48#define CCN_DT_CTL__DT_EN (1 << 0)
49#define CCN_DT_PMEVCNT(n) (0x0100 + (n) * 0x8)
50#define CCN_DT_PMCCNTR 0x0140
51#define CCN_DT_PMCCNTRSR 0x0190
52#define CCN_DT_PMOVSR 0x0198
53#define CCN_DT_PMOVSR_CLR 0x01a0
fa637bf0 54#define CCN_DT_PMOVSR_CLR__MASK 0x1f
a33b0daa
PM		 55#define CCN_DT_PMCR 0x01a8
56#define CCN_DT_PMCR__OVFL_INTR_EN (1 << 6)
57#define CCN_DT_PMCR__PMU_EN (1 << 0)
58#define CCN_DT_PMSR 0x01b0
59#define CCN_DT_PMSR_REQ 0x01b8
60#define CCN_DT_PMSR_CLR 0x01c0
61
62#define CCN_HNF_PMU_EVENT_SEL 0x0600
63#define CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4)
64#define CCN_HNF_PMU_EVENT_SEL__ID__MASK 0xf
65
66#define CCN_XP_DT_CONFIG 0x0300
67#define CCN_XP_DT_CONFIG__DT_CFG__SHIFT(n) ((n) * 4)
68#define CCN_XP_DT_CONFIG__DT_CFG__MASK 0xf
69#define CCN_XP_DT_CONFIG__DT_CFG__PASS_THROUGH 0x0
70#define CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT_0_OR_1 0x1
71#define CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT(n) (0x2 + (n))
72#define CCN_XP_DT_CONFIG__DT_CFG__XP_PMU_EVENT(n) (0x4 + (n))
73#define CCN_XP_DT_CONFIG__DT_CFG__DEVICE_PMU_EVENT(d, n) (0x8 + (d) * 4 + (n))
74#define CCN_XP_DT_INTERFACE_SEL 0x0308
75#define CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(n) (0 + (n) * 8)
76#define CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__MASK 0x1
77#define CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(n) (1 + (n) * 8)
78#define CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__MASK 0x1
79#define CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(n) (2 + (n) * 8)
80#define CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__MASK 0x3
81#define CCN_XP_DT_CMP_VAL_L(n) (0x0310 + (n) * 0x40)
82#define CCN_XP_DT_CMP_VAL_H(n) (0x0318 + (n) * 0x40)
83#define CCN_XP_DT_CMP_MASK_L(n) (0x0320 + (n) * 0x40)
84#define CCN_XP_DT_CMP_MASK_H(n) (0x0328 + (n) * 0x40)
85#define CCN_XP_DT_CONTROL 0x0370
86#define CCN_XP_DT_CONTROL__DT_ENABLE (1 << 0)
87#define CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(n) (12 + (n) * 4)
88#define CCN_XP_DT_CONTROL__WP_ARM_SEL__MASK 0xf
89#define CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS 0xf
90#define CCN_XP_PMU_EVENT_SEL 0x0600
91#define CCN_XP_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 7)
92#define CCN_XP_PMU_EVENT_SEL__ID__MASK 0x3f
93
94#define CCN_SBAS_PMU_EVENT_SEL 0x0600
95#define CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4)
96#define CCN_SBAS_PMU_EVENT_SEL__ID__MASK 0xf
97
98#define CCN_RNI_PMU_EVENT_SEL 0x0600
99#define CCN_RNI_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4)
100#define CCN_RNI_PMU_EVENT_SEL__ID__MASK 0xf
101
102#define CCN_TYPE_MN 0x01
103#define CCN_TYPE_DT 0x02
104#define CCN_TYPE_HNF 0x04
105#define CCN_TYPE_HNI 0x05
106#define CCN_TYPE_XP 0x08
107#define CCN_TYPE_SBSX 0x0c
108#define CCN_TYPE_SBAS 0x10
109#define CCN_TYPE_RNI_1P 0x14
110#define CCN_TYPE_RNI_2P 0x15
111#define CCN_TYPE_RNI_3P 0x16
112#define CCN_TYPE_RND_1P 0x18 /* RN-D = RN-I + DVM */
113#define CCN_TYPE_RND_2P 0x19
114#define CCN_TYPE_RND_3P 0x1a
115#define CCN_TYPE_CYCLES 0xff /* Pseudotype */
116
117#define CCN_EVENT_WATCHPOINT 0xfe /* Pseudoevent */
118
119#define CCN_NUM_PMU_EVENTS 4
120#define CCN_NUM_XP_WATCHPOINTS 2 /* See DT.dbg_id.num_watchpoints */
121#define CCN_NUM_PMU_EVENT_COUNTERS 8 /* See DT.dbg_id.num_pmucntr */
122#define CCN_IDX_PMU_CYCLE_COUNTER CCN_NUM_PMU_EVENT_COUNTERS
123
124#define CCN_NUM_PREDEFINED_MASKS 4
125#define CCN_IDX_MASK_ANY (CCN_NUM_PMU_EVENT_COUNTERS + 0)
126#define CCN_IDX_MASK_EXACT (CCN_NUM_PMU_EVENT_COUNTERS + 1)
127#define CCN_IDX_MASK_ORDER (CCN_NUM_PMU_EVENT_COUNTERS + 2)
128#define CCN_IDX_MASK_OPCODE (CCN_NUM_PMU_EVENT_COUNTERS + 3)
129
130struct arm_ccn_component {
131 void __iomem *base;
132 u32 type;
133
134 DECLARE_BITMAP(pmu_events_mask, CCN_NUM_PMU_EVENTS);
135 union {
136 struct {
137 DECLARE_BITMAP(dt_cmp_mask, CCN_NUM_XP_WATCHPOINTS);
138 } xp;
139 };
140};
141
142#define pmu_to_arm_ccn(_pmu) container_of(container_of(_pmu, \
143 struct arm_ccn_dt, pmu), struct arm_ccn, dt)
144
145struct arm_ccn_dt {
146 int id;
147 void __iomem *base;
148
149 spinlock_t config_lock;
150
151 DECLARE_BITMAP(pmu_counters_mask, CCN_NUM_PMU_EVENT_COUNTERS + 1);
152 struct {
153 struct arm_ccn_component *source;
154 struct perf_event *event;
155 } pmu_counters[CCN_NUM_PMU_EVENT_COUNTERS + 1];
156
157 struct {
158 u64 l, h;
159 } cmp_mask[CCN_NUM_PMU_EVENT_COUNTERS + CCN_NUM_PREDEFINED_MASKS];
160
161 struct hrtimer hrtimer;
162
9bcb929f 163 unsigned int cpu;
8df03872 164 struct hlist_node node;
ffa41524 165
a33b0daa
PM		 166 struct pmu pmu;
167};
168
169struct arm_ccn {
170 struct device *dev;
171 void __iomem *base;
ffa41524
PM		 172 unsigned int irq;
173
a33b0daa
PM		 174 unsigned sbas_present:1;
175 unsigned sbsx_present:1;
176
177 int num_nodes;
178 struct arm_ccn_component *node;
179
180 int num_xps;
181 struct arm_ccn_component *xp;
182
183 struct arm_ccn_dt dt;
4e486cba 184 int mn_id;
a33b0daa
PM		 185};
186
a33b0daa
PM		 187static int arm_ccn_node_to_xp(int node)
188{
189 return node / CCN_NUM_XP_PORTS;
190}
191
192static int arm_ccn_node_to_xp_port(int node)
193{
194 return node % CCN_NUM_XP_PORTS;
195}
196
197
198/*
199 * Bit shifts and masks in these defines must be kept in sync with
200 * arm_ccn_pmu_config_set() and CCN_FORMAT_ATTRs below!
201 */
202#define CCN_CONFIG_NODE(_config) (((_config) >> 0) & 0xff)
203#define CCN_CONFIG_XP(_config) (((_config) >> 0) & 0xff)
204#define CCN_CONFIG_TYPE(_config) (((_config) >> 8) & 0xff)
205#define CCN_CONFIG_EVENT(_config) (((_config) >> 16) & 0xff)
206#define CCN_CONFIG_PORT(_config) (((_config) >> 24) & 0x3)
90d11e26 207#define CCN_CONFIG_BUS(_config) (((_config) >> 24) & 0x3)
a33b0daa
PM		 208#define CCN_CONFIG_VC(_config) (((_config) >> 26) & 0x7)
209#define CCN_CONFIG_DIR(_config) (((_config) >> 29) & 0x1)
210#define CCN_CONFIG_MASK(_config) (((_config) >> 30) & 0xf)
211
212static void arm_ccn_pmu_config_set(u64 *config, u32 node_xp, u32 type, u32 port)
213{
a18f8e97 214 *config &= ~((0xff << 0) | (0xff << 8) | (0x3 << 24));
a33b0daa
PM		 215 *config |= (node_xp << 0) | (type << 8) | (port << 24);
216}
217
218static ssize_t arm_ccn_pmu_format_show(struct device *dev,
219 struct device_attribute *attr, char *buf)
220{
221 struct dev_ext_attribute *ea = container_of(attr,
222 struct dev_ext_attribute, attr);
223
700a9cf0 224 return sysfs_emit(buf, "%s\n", (char *)ea->var);
a33b0daa
PM		 225}
226
227#define CCN_FORMAT_ATTR(_name, _config) \
228 struct dev_ext_attribute arm_ccn_pmu_format_attr_##_name = \
229 { __ATTR(_name, S_IRUGO, arm_ccn_pmu_format_show, \
230 NULL), _config }
231
232static CCN_FORMAT_ATTR(node, "config:0-7");
233static CCN_FORMAT_ATTR(xp, "config:0-7");
234static CCN_FORMAT_ATTR(type, "config:8-15");
235static CCN_FORMAT_ATTR(event, "config:16-23");
236static CCN_FORMAT_ATTR(port, "config:24-25");
90d11e26 237static CCN_FORMAT_ATTR(bus, "config:24-25");
a33b0daa
PM		 238static CCN_FORMAT_ATTR(vc, "config:26-28");
239static CCN_FORMAT_ATTR(dir, "config:29-29");
240static CCN_FORMAT_ATTR(mask, "config:30-33");
241static CCN_FORMAT_ATTR(cmp_l, "config1:0-62");
242static CCN_FORMAT_ATTR(cmp_h, "config2:0-59");
243
244static struct attribute *arm_ccn_pmu_format_attrs[] = {
245 &arm_ccn_pmu_format_attr_node.attr.attr,
246 &arm_ccn_pmu_format_attr_xp.attr.attr,
247 &arm_ccn_pmu_format_attr_type.attr.attr,
248 &arm_ccn_pmu_format_attr_event.attr.attr,
249 &arm_ccn_pmu_format_attr_port.attr.attr,
90d11e26 250 &arm_ccn_pmu_format_attr_bus.attr.attr,
a33b0daa
PM		 251 &arm_ccn_pmu_format_attr_vc.attr.attr,
252 &arm_ccn_pmu_format_attr_dir.attr.attr,
253 &arm_ccn_pmu_format_attr_mask.attr.attr,
254 &arm_ccn_pmu_format_attr_cmp_l.attr.attr,
255 &arm_ccn_pmu_format_attr_cmp_h.attr.attr,
256 NULL
257};
258
8a84bf45 259static const struct attribute_group arm_ccn_pmu_format_attr_group = {
a33b0daa
PM		 260 .name = "format",
261 .attrs = arm_ccn_pmu_format_attrs,
262};
263
264
265struct arm_ccn_pmu_event {
266 struct device_attribute attr;
267 u32 type;
268 u32 event;
269 int num_ports;
270 int num_vcs;
271 const char *def;
272 int mask;
273};
274
275#define CCN_EVENT_ATTR(_name) \
276 __ATTR(_name, S_IRUGO, arm_ccn_pmu_event_show, NULL)
277
278/*
279 * Events defined in TRM for MN, HN-I and SBSX are actually watchpoints set on
280 * their ports in XP they are connected to. For the sake of usability they are
281 * explicitly defined here (and translated into a relevant watchpoint in
282 * arm_ccn_pmu_event_init()) so the user can easily request them without deep
283 * knowledge of the flit format.
284 */
285
286#define CCN_EVENT_MN(_name, _def, _mask) { .attr = CCN_EVENT_ATTR(mn_##_name), \
287 .type = CCN_TYPE_MN, .event = CCN_EVENT_WATCHPOINT, \
288 .num_ports = CCN_NUM_XP_PORTS, .num_vcs = CCN_NUM_VCS, \
289 .def = _def, .mask = _mask, }
290
291#define CCN_EVENT_HNI(_name, _def, _mask) { \
292 .attr = CCN_EVENT_ATTR(hni_##_name), .type = CCN_TYPE_HNI, \
293 .event = CCN_EVENT_WATCHPOINT, .num_ports = CCN_NUM_XP_PORTS, \
294 .num_vcs = CCN_NUM_VCS, .def = _def, .mask = _mask, }
295
296#define CCN_EVENT_SBSX(_name, _def, _mask) { \
297 .attr = CCN_EVENT_ATTR(sbsx_##_name), .type = CCN_TYPE_SBSX, \
298 .event = CCN_EVENT_WATCHPOINT, .num_ports = CCN_NUM_XP_PORTS, \
299 .num_vcs = CCN_NUM_VCS, .def = _def, .mask = _mask, }
300
301#define CCN_EVENT_HNF(_name, _event) { .attr = CCN_EVENT_ATTR(hnf_##_name), \
302 .type = CCN_TYPE_HNF, .event = _event, }
303
304#define CCN_EVENT_XP(_name, _event) { .attr = CCN_EVENT_ATTR(xp_##_name), \
305 .type = CCN_TYPE_XP, .event = _event, \
306 .num_ports = CCN_NUM_XP_PORTS, .num_vcs = CCN_NUM_VCS, }
307
308/*
309 * RN-I & RN-D (RN-D = RN-I + DVM) nodes have different type ID depending
310 * on configuration. One of them is picked to represent the whole group,
311 * as they all share the same event types.
312 */
313#define CCN_EVENT_RNI(_name, _event) { .attr = CCN_EVENT_ATTR(rni_##_name), \
314 .type = CCN_TYPE_RNI_3P, .event = _event, }
315
316#define CCN_EVENT_SBAS(_name, _event) { .attr = CCN_EVENT_ATTR(sbas_##_name), \
317 .type = CCN_TYPE_SBAS, .event = _event, }
318
319#define CCN_EVENT_CYCLES(_name) { .attr = CCN_EVENT_ATTR(_name), \
320 .type = CCN_TYPE_CYCLES }
321
322
323static ssize_t arm_ccn_pmu_event_show(struct device *dev,
324 struct device_attribute *attr, char *buf)
325{
4e486cba 326 struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev));
a33b0daa
PM		 327 struct arm_ccn_pmu_event *event = container_of(attr,
328 struct arm_ccn_pmu_event, attr);
9ec9f9cf 329 int res;
a33b0daa 330
9ec9f9cf 331 res = sysfs_emit(buf, "type=0x%x", event->type);
a33b0daa 332 if (event->event)
9ec9f9cf 333 res += sysfs_emit_at(buf, res, ",event=0x%x", event->event);
a33b0daa 334 if (event->def)
9ec9f9cf 335 res += sysfs_emit_at(buf, res, ",%s", event->def);
a33b0daa 336 if (event->mask)
9ec9f9cf 337 res += sysfs_emit_at(buf, res, ",mask=0x%x", event->mask);
8f06c51f
PM		 338
339 /* Arguments required by an event */
340 switch (event->type) {
341 case CCN_TYPE_CYCLES:
342 break;
343 case CCN_TYPE_XP:
9ec9f9cf 344 res += sysfs_emit_at(buf, res, ",xp=?,vc=?");
8f06c51f 345 if (event->event == CCN_EVENT_WATCHPOINT)
9ec9f9cf 346 res += sysfs_emit_at(buf, res,
90d11e26
PM		 347 ",port=?,dir=?,cmp_l=?,cmp_h=?,mask=?");
348 else
9ec9f9cf 349 res += sysfs_emit_at(buf, res, ",bus=?");
90d11e26 350
8f06c51f 351 break;
4e486cba 352 case CCN_TYPE_MN:
9ec9f9cf 353 res += sysfs_emit_at(buf, res, ",node=%d", ccn->mn_id);
4e486cba 354 break;
8f06c51f 355 default:
9ec9f9cf 356 res += sysfs_emit_at(buf, res, ",node=?");
8f06c51f
PM		 357 break;
358 }
359
9ec9f9cf 360 res += sysfs_emit_at(buf, res, "\n");
a33b0daa
PM		 361
362 return res;
363}
364
365static umode_t arm_ccn_pmu_events_is_visible(struct kobject *kobj,
366 struct attribute *attr, int index)
367{
368 struct device *dev = kobj_to_dev(kobj);
369 struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev));
370 struct device_attribute *dev_attr = container_of(attr,
371 struct device_attribute, attr);
372 struct arm_ccn_pmu_event *event = container_of(dev_attr,
373 struct arm_ccn_pmu_event, attr);
374
375 if (event->type == CCN_TYPE_SBAS && !ccn->sbas_present)
376 return 0;
377 if (event->type == CCN_TYPE_SBSX && !ccn->sbsx_present)
378 return 0;
379
380 return attr->mode;
381}
382
383static struct arm_ccn_pmu_event arm_ccn_pmu_events[] = {
4e486cba
PM		 384 CCN_EVENT_MN(eobarrier, "dir=1,vc=0,cmp_h=0x1c00", CCN_IDX_MASK_OPCODE),
385 CCN_EVENT_MN(ecbarrier, "dir=1,vc=0,cmp_h=0x1e00", CCN_IDX_MASK_OPCODE),
386 CCN_EVENT_MN(dvmop, "dir=1,vc=0,cmp_h=0x2800", CCN_IDX_MASK_OPCODE),
a33b0daa
PM		 387 CCN_EVENT_HNI(txdatflits, "dir=1,vc=3", CCN_IDX_MASK_ANY),
388 CCN_EVENT_HNI(rxdatflits, "dir=0,vc=3", CCN_IDX_MASK_ANY),
389 CCN_EVENT_HNI(txreqflits, "dir=1,vc=0", CCN_IDX_MASK_ANY),
390 CCN_EVENT_HNI(rxreqflits, "dir=0,vc=0", CCN_IDX_MASK_ANY),
391 CCN_EVENT_HNI(rxreqflits_order, "dir=0,vc=0,cmp_h=0x8000",
392 CCN_IDX_MASK_ORDER),
393 CCN_EVENT_SBSX(txdatflits, "dir=1,vc=3", CCN_IDX_MASK_ANY),
394 CCN_EVENT_SBSX(rxdatflits, "dir=0,vc=3", CCN_IDX_MASK_ANY),
395 CCN_EVENT_SBSX(txreqflits, "dir=1,vc=0", CCN_IDX_MASK_ANY),
396 CCN_EVENT_SBSX(rxreqflits, "dir=0,vc=0", CCN_IDX_MASK_ANY),
397 CCN_EVENT_SBSX(rxreqflits_order, "dir=0,vc=0,cmp_h=0x8000",
398 CCN_IDX_MASK_ORDER),
399 CCN_EVENT_HNF(cache_miss, 0x1),
400 CCN_EVENT_HNF(l3_sf_cache_access, 0x02),
401 CCN_EVENT_HNF(cache_fill, 0x3),
402 CCN_EVENT_HNF(pocq_retry, 0x4),
403 CCN_EVENT_HNF(pocq_reqs_recvd, 0x5),
404 CCN_EVENT_HNF(sf_hit, 0x6),
405 CCN_EVENT_HNF(sf_evictions, 0x7),
406 CCN_EVENT_HNF(snoops_sent, 0x8),
407 CCN_EVENT_HNF(snoops_broadcast, 0x9),
408 CCN_EVENT_HNF(l3_eviction, 0xa),
409 CCN_EVENT_HNF(l3_fill_invalid_way, 0xb),
410 CCN_EVENT_HNF(mc_retries, 0xc),
411 CCN_EVENT_HNF(mc_reqs, 0xd),
412 CCN_EVENT_HNF(qos_hh_retry, 0xe),
413 CCN_EVENT_RNI(rdata_beats_p0, 0x1),
414 CCN_EVENT_RNI(rdata_beats_p1, 0x2),
415 CCN_EVENT_RNI(rdata_beats_p2, 0x3),
416 CCN_EVENT_RNI(rxdat_flits, 0x4),
417 CCN_EVENT_RNI(txdat_flits, 0x5),
418 CCN_EVENT_RNI(txreq_flits, 0x6),
419 CCN_EVENT_RNI(txreq_flits_retried, 0x7),
420 CCN_EVENT_RNI(rrt_full, 0x8),
421 CCN_EVENT_RNI(wrt_full, 0x9),
422 CCN_EVENT_RNI(txreq_flits_replayed, 0xa),
423 CCN_EVENT_XP(upload_starvation, 0x1),
424 CCN_EVENT_XP(download_starvation, 0x2),
425 CCN_EVENT_XP(respin, 0x3),
426 CCN_EVENT_XP(valid_flit, 0x4),
427 CCN_EVENT_XP(watchpoint, CCN_EVENT_WATCHPOINT),
428 CCN_EVENT_SBAS(rdata_beats_p0, 0x1),
429 CCN_EVENT_SBAS(rxdat_flits, 0x4),
430 CCN_EVENT_SBAS(txdat_flits, 0x5),
431 CCN_EVENT_SBAS(txreq_flits, 0x6),
432 CCN_EVENT_SBAS(txreq_flits_retried, 0x7),
433 CCN_EVENT_SBAS(rrt_full, 0x8),
434 CCN_EVENT_SBAS(wrt_full, 0x9),
435 CCN_EVENT_SBAS(txreq_flits_replayed, 0xa),
436 CCN_EVENT_CYCLES(cycles),
437};
438
439/* Populated in arm_ccn_init() */
440static struct attribute
441 *arm_ccn_pmu_events_attrs[ARRAY_SIZE(arm_ccn_pmu_events) + 1];
442
8a84bf45 443static const struct attribute_group arm_ccn_pmu_events_attr_group = {
a33b0daa
PM		 444 .name = "events",
445 .is_visible = arm_ccn_pmu_events_is_visible,
446 .attrs = arm_ccn_pmu_events_attrs,
447};
448
449
450static u64 *arm_ccn_pmu_get_cmp_mask(struct arm_ccn *ccn, const char *name)
451{
452 unsigned long i;
453
454 if (WARN_ON(!name || !name[0] || !isxdigit(name[0]) || !name[1]))
455 return NULL;
456 i = isdigit(name[0]) ? name[0] - '0' : 0xa + tolower(name[0]) - 'a';
457
458 switch (name[1]) {
459 case 'l':
460 return &ccn->dt.cmp_mask[i].l;
461 case 'h':
462 return &ccn->dt.cmp_mask[i].h;
463 default:
464 return NULL;
465 }
466}
467
468static ssize_t arm_ccn_pmu_cmp_mask_show(struct device *dev,
469 struct device_attribute *attr, char *buf)
470{
471 struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev));
472 u64 *mask = arm_ccn_pmu_get_cmp_mask(ccn, attr->attr.name);
473
700a9cf0 474 return mask ? sysfs_emit(buf, "0x%016llx\n", *mask) : -EINVAL;
a33b0daa
PM		 475}
476
477static ssize_t arm_ccn_pmu_cmp_mask_store(struct device *dev,
478 struct device_attribute *attr, const char *buf, size_t count)
479{
480 struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev));
481 u64 *mask = arm_ccn_pmu_get_cmp_mask(ccn, attr->attr.name);
482 int err = -EINVAL;
483
484 if (mask)
485 err = kstrtoull(buf, 0, mask);
486
487 return err ? err : count;
488}
489
490#define CCN_CMP_MASK_ATTR(_name) \
491 struct device_attribute arm_ccn_pmu_cmp_mask_attr_##_name = \
492 __ATTR(_name, S_IRUGO | S_IWUSR, \
493 arm_ccn_pmu_cmp_mask_show, arm_ccn_pmu_cmp_mask_store)
494
495#define CCN_CMP_MASK_ATTR_RO(_name) \
496 struct device_attribute arm_ccn_pmu_cmp_mask_attr_##_name = \
497 __ATTR(_name, S_IRUGO, arm_ccn_pmu_cmp_mask_show, NULL)
498
499static CCN_CMP_MASK_ATTR(0l);
500static CCN_CMP_MASK_ATTR(0h);
501static CCN_CMP_MASK_ATTR(1l);
502static CCN_CMP_MASK_ATTR(1h);
503static CCN_CMP_MASK_ATTR(2l);
504static CCN_CMP_MASK_ATTR(2h);
505static CCN_CMP_MASK_ATTR(3l);
506static CCN_CMP_MASK_ATTR(3h);
507static CCN_CMP_MASK_ATTR(4l);
508static CCN_CMP_MASK_ATTR(4h);
509static CCN_CMP_MASK_ATTR(5l);
510static CCN_CMP_MASK_ATTR(5h);
511static CCN_CMP_MASK_ATTR(6l);
512static CCN_CMP_MASK_ATTR(6h);
513static CCN_CMP_MASK_ATTR(7l);
514static CCN_CMP_MASK_ATTR(7h);
515static CCN_CMP_MASK_ATTR_RO(8l);
516static CCN_CMP_MASK_ATTR_RO(8h);
517static CCN_CMP_MASK_ATTR_RO(9l);
518static CCN_CMP_MASK_ATTR_RO(9h);
519static CCN_CMP_MASK_ATTR_RO(al);
520static CCN_CMP_MASK_ATTR_RO(ah);
521static CCN_CMP_MASK_ATTR_RO(bl);
522static CCN_CMP_MASK_ATTR_RO(bh);
523
524static struct attribute *arm_ccn_pmu_cmp_mask_attrs[] = {
525 &arm_ccn_pmu_cmp_mask_attr_0l.attr, &arm_ccn_pmu_cmp_mask_attr_0h.attr,
526 &arm_ccn_pmu_cmp_mask_attr_1l.attr, &arm_ccn_pmu_cmp_mask_attr_1h.attr,
527 &arm_ccn_pmu_cmp_mask_attr_2l.attr, &arm_ccn_pmu_cmp_mask_attr_2h.attr,
528 &arm_ccn_pmu_cmp_mask_attr_3l.attr, &arm_ccn_pmu_cmp_mask_attr_3h.attr,
529 &arm_ccn_pmu_cmp_mask_attr_4l.attr, &arm_ccn_pmu_cmp_mask_attr_4h.attr,
530 &arm_ccn_pmu_cmp_mask_attr_5l.attr, &arm_ccn_pmu_cmp_mask_attr_5h.attr,
531 &arm_ccn_pmu_cmp_mask_attr_6l.attr, &arm_ccn_pmu_cmp_mask_attr_6h.attr,
532 &arm_ccn_pmu_cmp_mask_attr_7l.attr, &arm_ccn_pmu_cmp_mask_attr_7h.attr,
533 &arm_ccn_pmu_cmp_mask_attr_8l.attr, &arm_ccn_pmu_cmp_mask_attr_8h.attr,
534 &arm_ccn_pmu_cmp_mask_attr_9l.attr, &arm_ccn_pmu_cmp_mask_attr_9h.attr,
535 &arm_ccn_pmu_cmp_mask_attr_al.attr, &arm_ccn_pmu_cmp_mask_attr_ah.attr,
536 &arm_ccn_pmu_cmp_mask_attr_bl.attr, &arm_ccn_pmu_cmp_mask_attr_bh.attr,
537 NULL
538};
539
8a84bf45 540static const struct attribute_group arm_ccn_pmu_cmp_mask_attr_group = {
a33b0daa
PM		 541 .name = "cmp_mask",
542 .attrs = arm_ccn_pmu_cmp_mask_attrs,
543};
544
ffa41524
PM		 545static ssize_t arm_ccn_pmu_cpumask_show(struct device *dev,
546 struct device_attribute *attr, char *buf)
547{
548 struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev));
549
9bcb929f 550 return cpumap_print_to_pagebuf(true, buf, cpumask_of(ccn->dt.cpu));
ffa41524
PM		 551}
552
553static struct device_attribute arm_ccn_pmu_cpumask_attr =
554 __ATTR(cpumask, S_IRUGO, arm_ccn_pmu_cpumask_show, NULL);
555
556static struct attribute *arm_ccn_pmu_cpumask_attrs[] = {
557 &arm_ccn_pmu_cpumask_attr.attr,
558 NULL,
559};
560
8a84bf45 561static const struct attribute_group arm_ccn_pmu_cpumask_attr_group = {
ffa41524
PM		 562 .attrs = arm_ccn_pmu_cpumask_attrs,
563};
a33b0daa
PM		 564
565/*
566 * Default poll period is 10ms, which is way over the top anyway,
567 * as in the worst case scenario (an event every cycle), with 1GHz
568 * clocked bus, the smallest, 32 bit counter will overflow in
569 * more than 4s.
570 */
571static unsigned int arm_ccn_pmu_poll_period_us = 10000;
572module_param_named(pmu_poll_period_us, arm_ccn_pmu_poll_period_us, uint,
573 S_IRUGO | S_IWUSR);
574
575static ktime_t arm_ccn_pmu_timer_period(void)
576{
577 return ns_to_ktime((u64)arm_ccn_pmu_poll_period_us * 1000);
578}
579
580
581static const struct attribute_group *arm_ccn_pmu_attr_groups[] = {
582 &arm_ccn_pmu_events_attr_group,
583 &arm_ccn_pmu_format_attr_group,
584 &arm_ccn_pmu_cmp_mask_attr_group,
ffa41524 585 &arm_ccn_pmu_cpumask_attr_group,
a33b0daa
PM		 586 NULL
587};
588
589
590static int arm_ccn_pmu_alloc_bit(unsigned long *bitmap, unsigned long size)
591{
592 int bit;
593
594 do {
595 bit = find_first_zero_bit(bitmap, size);
596 if (bit >= size)
597 return -EAGAIN;
598 } while (test_and_set_bit(bit, bitmap));
599
600 return bit;
601}
602
603/* All RN-I and RN-D nodes have identical PMUs */
604static int arm_ccn_pmu_type_eq(u32 a, u32 b)
605{
606 if (a == b)
607 return 1;
608
609 switch (a) {
610 case CCN_TYPE_RNI_1P:
611 case CCN_TYPE_RNI_2P:
612 case CCN_TYPE_RNI_3P:
613 case CCN_TYPE_RND_1P:
614 case CCN_TYPE_RND_2P:
615 case CCN_TYPE_RND_3P:
616 switch (b) {
617 case CCN_TYPE_RNI_1P:
618 case CCN_TYPE_RNI_2P:
619 case CCN_TYPE_RNI_3P:
620 case CCN_TYPE_RND_1P:
621 case CCN_TYPE_RND_2P:
622 case CCN_TYPE_RND_3P:
623 return 1;
624 }
625 break;
626 }
627
628 return 0;
629}
630
57006d3e
PM		 631static int arm_ccn_pmu_event_alloc(struct perf_event *event)
632{
633 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
634 struct hw_perf_event *hw = &event->hw;
635 u32 node_xp, type, event_id;
636 struct arm_ccn_component *source;
637 int bit;
638
639 node_xp = CCN_CONFIG_NODE(event->attr.config);
640 type = CCN_CONFIG_TYPE(event->attr.config);
641 event_id = CCN_CONFIG_EVENT(event->attr.config);
642
643 /* Allocate the cycle counter */
644 if (type == CCN_TYPE_CYCLES) {
645 if (test_and_set_bit(CCN_IDX_PMU_CYCLE_COUNTER,
646 ccn->dt.pmu_counters_mask))
647 return -EAGAIN;
648
649 hw->idx = CCN_IDX_PMU_CYCLE_COUNTER;
650 ccn->dt.pmu_counters[CCN_IDX_PMU_CYCLE_COUNTER].event = event;
651
652 return 0;
653 }
654
655 /* Allocate an event counter */
656 hw->idx = arm_ccn_pmu_alloc_bit(ccn->dt.pmu_counters_mask,
657 CCN_NUM_PMU_EVENT_COUNTERS);
658 if (hw->idx < 0) {
659 dev_dbg(ccn->dev, "No more counters available!\n");
660 return -EAGAIN;
661 }
662
663 if (type == CCN_TYPE_XP)
664 source = &ccn->xp[node_xp];
665 else
666 source = &ccn->node[node_xp];
667 ccn->dt.pmu_counters[hw->idx].source = source;
668
669 /* Allocate an event source or a watchpoint */
670 if (type == CCN_TYPE_XP && event_id == CCN_EVENT_WATCHPOINT)
671 bit = arm_ccn_pmu_alloc_bit(source->xp.dt_cmp_mask,
672 CCN_NUM_XP_WATCHPOINTS);
673 else
674 bit = arm_ccn_pmu_alloc_bit(source->pmu_events_mask,
675 CCN_NUM_PMU_EVENTS);
676 if (bit < 0) {
677 dev_dbg(ccn->dev, "No more event sources/watchpoints on node/XP %d!\n",
678 node_xp);
679 clear_bit(hw->idx, ccn->dt.pmu_counters_mask);
680 return -EAGAIN;
681 }
682 hw->config_base = bit;
683
684 ccn->dt.pmu_counters[hw->idx].event = event;
685
686 return 0;
687}
688
689static void arm_ccn_pmu_event_release(struct perf_event *event)
8fb22264
PM		 690{
691 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
692 struct hw_perf_event *hw = &event->hw;
693
694 if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER) {
695 clear_bit(CCN_IDX_PMU_CYCLE_COUNTER, ccn->dt.pmu_counters_mask);
696 } else {
697 struct arm_ccn_component *source =
698 ccn->dt.pmu_counters[hw->idx].source;
699
700 if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP &&
701 CCN_CONFIG_EVENT(event->attr.config) ==
702 CCN_EVENT_WATCHPOINT)
703 clear_bit(hw->config_base, source->xp.dt_cmp_mask);
704 else
705 clear_bit(hw->config_base, source->pmu_events_mask);
706 clear_bit(hw->idx, ccn->dt.pmu_counters_mask);
707 }
708
709 ccn->dt.pmu_counters[hw->idx].source = NULL;
710 ccn->dt.pmu_counters[hw->idx].event = NULL;
711}
712
a33b0daa
PM		 713static int arm_ccn_pmu_event_init(struct perf_event *event)
714{
715 struct arm_ccn *ccn;
716 struct hw_perf_event *hw = &event->hw;
717 u32 node_xp, type, event_id;
57006d3e 718 int valid;
a33b0daa 719 int i;
9ce1aa86 720 struct perf_event *sibling;
a33b0daa
PM		 721
722 if (event->attr.type != event->pmu->type)
723 return -ENOENT;
724
725 ccn = pmu_to_arm_ccn(event->pmu);
726
727 if (hw->sample_period) {
1898eb61 728 dev_dbg(ccn->dev, "Sampling not supported!\n");
a33b0daa
PM		 729 return -EOPNOTSUPP;
730 }
731
30656398 732 if (has_branch_stack(event)) {
1898eb61 733 dev_dbg(ccn->dev, "Can't exclude execution levels!\n");
3249bce4 734 return -EINVAL;
a33b0daa
PM		 735 }
736
737 if (event->cpu < 0) {
1898eb61 738 dev_dbg(ccn->dev, "Can't provide per-task data!\n");
a33b0daa
PM		 739 return -EOPNOTSUPP;
740 }
ffa41524
PM		 741 /*
742 * Many perf core operations (eg. events rotation) operate on a
743 * single CPU context. This is obvious for CPU PMUs, where one
744 * expects the same sets of events being observed on all CPUs,
745 * but can lead to issues for off-core PMUs, like CCN, where each
746 * event could be theoretically assigned to a different CPU. To
747 * mitigate this, we enforce CPU assignment to one, selected
748 * processor (the one described in the "cpumask" attribute).
749 */
9bcb929f 750 event->cpu = ccn->dt.cpu;
a33b0daa
PM		 751
752 node_xp = CCN_CONFIG_NODE(event->attr.config);
753 type = CCN_CONFIG_TYPE(event->attr.config);
754 event_id = CCN_CONFIG_EVENT(event->attr.config);
755
756 /* Validate node/xp vs topology */
757 switch (type) {
4e486cba
PM		 758 case CCN_TYPE_MN:
759 if (node_xp != ccn->mn_id) {
1898eb61 760 dev_dbg(ccn->dev, "Invalid MN ID %d!\n", node_xp);
4e486cba
PM		 761 return -EINVAL;
762 }
763 break;
a33b0daa
PM		 764 case CCN_TYPE_XP:
765 if (node_xp >= ccn->num_xps) {
1898eb61 766 dev_dbg(ccn->dev, "Invalid XP ID %d!\n", node_xp);
a33b0daa
PM		 767 return -EINVAL;
768 }
769 break;
770 case CCN_TYPE_CYCLES:
771 break;
772 default:
773 if (node_xp >= ccn->num_nodes) {
1898eb61 774 dev_dbg(ccn->dev, "Invalid node ID %d!\n", node_xp);
a33b0daa
PM		 775 return -EINVAL;
776 }
777 if (!arm_ccn_pmu_type_eq(type, ccn->node[node_xp].type)) {
1898eb61 778 dev_dbg(ccn->dev, "Invalid type 0x%x for node %d!\n",
a33b0daa
PM		 779 type, node_xp);
780 return -EINVAL;
781 }
782 break;
783 }
784
785 /* Validate event ID vs available for the type */
786 for (i = 0, valid = 0; i < ARRAY_SIZE(arm_ccn_pmu_events) && !valid;
787 i++) {
788 struct arm_ccn_pmu_event *e = &arm_ccn_pmu_events[i];
789 u32 port = CCN_CONFIG_PORT(event->attr.config);
790 u32 vc = CCN_CONFIG_VC(event->attr.config);
791
792 if (!arm_ccn_pmu_type_eq(type, e->type))
793 continue;
794 if (event_id != e->event)
795 continue;
796 if (e->num_ports && port >= e->num_ports) {
1898eb61 797 dev_dbg(ccn->dev, "Invalid port %d for node/XP %d!\n",
a33b0daa
PM		 798 port, node_xp);
799 return -EINVAL;
800 }
801 if (e->num_vcs && vc >= e->num_vcs) {
1898eb61 802 dev_dbg(ccn->dev, "Invalid vc %d for node/XP %d!\n",
bf87bb12 803 vc, node_xp);
a33b0daa
PM		 804 return -EINVAL;
805 }
806 valid = 1;
807 }
808 if (!valid) {
1898eb61 809 dev_dbg(ccn->dev, "Invalid event 0x%x for node/XP %d!\n",
a33b0daa
PM		 810 event_id, node_xp);
811 return -EINVAL;
812 }
813
814 /* Watchpoint-based event for a node is actually set on XP */
815 if (event_id == CCN_EVENT_WATCHPOINT && type != CCN_TYPE_XP) {
816 u32 port;
817
818 type = CCN_TYPE_XP;
819 port = arm_ccn_node_to_xp_port(node_xp);
820 node_xp = arm_ccn_node_to_xp(node_xp);
821
822 arm_ccn_pmu_config_set(&event->attr.config,
823 node_xp, type, port);
824 }
825
9ce1aa86
PM		 826 /*
827 * We must NOT create groups containing mixed PMUs, although software
828 * events are acceptable (for example to create a CCN group
829 * periodically read when a hrtimer aka cpu-clock leader triggers).
830 */
831 if (event->group_leader->pmu != event->pmu &&
832 !is_software_event(event->group_leader))
833 return -EINVAL;
834
edb39592 835 for_each_sibling_event(sibling, event->group_leader) {
9ce1aa86
PM		 836 if (sibling->pmu != event->pmu &&
837 !is_software_event(sibling))
838 return -EINVAL;
edb39592 839 }
9ce1aa86 840
a33b0daa
PM		 841 return 0;
842}
843
a33b0daa
PM		 844static u64 arm_ccn_pmu_read_counter(struct arm_ccn *ccn, int idx)
845{
846 u64 res;
847
848 if (idx == CCN_IDX_PMU_CYCLE_COUNTER) {
849#ifdef readq
850 res = readq(ccn->dt.base + CCN_DT_PMCCNTR);
851#else
852 /* 40 bit counter, can do snapshot and read in two parts */
853 writel(0x1, ccn->dt.base + CCN_DT_PMSR_REQ);
854 while (!(readl(ccn->dt.base + CCN_DT_PMSR) & 0x1))
855 ;
856 writel(0x1, ccn->dt.base + CCN_DT_PMSR_CLR);
857 res = readl(ccn->dt.base + CCN_DT_PMCCNTRSR + 4) & 0xff;
858 res <<= 32;
859 res |= readl(ccn->dt.base + CCN_DT_PMCCNTRSR);
860#endif
861 } else {
862 res = readl(ccn->dt.base + CCN_DT_PMEVCNT(idx));
863 }
864
865 return res;
866}
867
868static void arm_ccn_pmu_event_update(struct perf_event *event)
869{
870 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
871 struct hw_perf_event *hw = &event->hw;
872 u64 prev_count, new_count, mask;
873
874 do {
875 prev_count = local64_read(&hw->prev_count);
876 new_count = arm_ccn_pmu_read_counter(ccn, hw->idx);
877 } while (local64_xchg(&hw->prev_count, new_count) != prev_count);
878
879 mask = (1LLU << (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER ? 40 : 32)) - 1;
880
881 local64_add((new_count - prev_count) & mask, &event->count);
882}
883
884static void arm_ccn_pmu_xp_dt_config(struct perf_event *event, int enable)
885{
886 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
887 struct hw_perf_event *hw = &event->hw;
888 struct arm_ccn_component *xp;
889 u32 val, dt_cfg;
890
b7c1beb2
PM		 891 /* Nothing to do for cycle counter */
892 if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER)
893 return;
894
a33b0daa
PM		 895 if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP)
896 xp = &ccn->xp[CCN_CONFIG_XP(event->attr.config)];
897 else
898 xp = &ccn->xp[arm_ccn_node_to_xp(
899 CCN_CONFIG_NODE(event->attr.config))];
900
901 if (enable)
902 dt_cfg = hw->event_base;
903 else
904 dt_cfg = CCN_XP_DT_CONFIG__DT_CFG__PASS_THROUGH;
905
906 spin_lock(&ccn->dt.config_lock);
907
908 val = readl(xp->base + CCN_XP_DT_CONFIG);
909 val &= ~(CCN_XP_DT_CONFIG__DT_CFG__MASK <<
910 CCN_XP_DT_CONFIG__DT_CFG__SHIFT(hw->idx));
911 val |= dt_cfg << CCN_XP_DT_CONFIG__DT_CFG__SHIFT(hw->idx);
912 writel(val, xp->base + CCN_XP_DT_CONFIG);
913
914 spin_unlock(&ccn->dt.config_lock);
915}
916
917static void arm_ccn_pmu_event_start(struct perf_event *event, int flags)
918{
919 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
920 struct hw_perf_event *hw = &event->hw;
921
922 local64_set(&event->hw.prev_count,
923 arm_ccn_pmu_read_counter(ccn, hw->idx));
924 hw->state = 0;
925
a33b0daa
PM		 926 /* Set the DT bus input, engaging the counter */
927 arm_ccn_pmu_xp_dt_config(event, 1);
928}
929
930static void arm_ccn_pmu_event_stop(struct perf_event *event, int flags)
931{
a33b0daa 932 struct hw_perf_event *hw = &event->hw;
a33b0daa
PM		 933
934 /* Disable counting, setting the DT bus to pass-through mode */
935 arm_ccn_pmu_xp_dt_config(event, 0);
936
a33b0daa
PM		 937 if (flags & PERF_EF_UPDATE)
938 arm_ccn_pmu_event_update(event);
939
940 hw->state |= PERF_HES_STOPPED;
941}
942
943static void arm_ccn_pmu_xp_watchpoint_config(struct perf_event *event)
944{
945 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
946 struct hw_perf_event *hw = &event->hw;
947 struct arm_ccn_component *source =
948 ccn->dt.pmu_counters[hw->idx].source;
949 unsigned long wp = hw->config_base;
950 u32 val;
951 u64 cmp_l = event->attr.config1;
952 u64 cmp_h = event->attr.config2;
953 u64 mask_l = ccn->dt.cmp_mask[CCN_CONFIG_MASK(event->attr.config)].l;
954 u64 mask_h = ccn->dt.cmp_mask[CCN_CONFIG_MASK(event->attr.config)].h;
955
956 hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT(wp);
957
958 /* Direction (RX/TX), device (port) & virtual channel */
959 val = readl(source->base + CCN_XP_DT_INTERFACE_SEL);
960 val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__MASK <<
961 CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(wp));
962 val |= CCN_CONFIG_DIR(event->attr.config) <<
963 CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(wp);
964 val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__MASK <<
965 CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(wp));
966 val |= CCN_CONFIG_PORT(event->attr.config) <<
967 CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(wp);
968 val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__MASK <<
969 CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(wp));
970 val |= CCN_CONFIG_VC(event->attr.config) <<
971 CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(wp);
972 writel(val, source->base + CCN_XP_DT_INTERFACE_SEL);
973
974 /* Comparison values */
975 writel(cmp_l & 0xffffffff, source->base + CCN_XP_DT_CMP_VAL_L(wp));
b928466b 976 writel((cmp_l >> 32) & 0x7fffffff,
a33b0daa
PM		 977 source->base + CCN_XP_DT_CMP_VAL_L(wp) + 4);
978 writel(cmp_h & 0xffffffff, source->base + CCN_XP_DT_CMP_VAL_H(wp));
979 writel((cmp_h >> 32) & 0x0fffffff,
980 source->base + CCN_XP_DT_CMP_VAL_H(wp) + 4);
981
982 /* Mask */
983 writel(mask_l & 0xffffffff, source->base + CCN_XP_DT_CMP_MASK_L(wp));
b928466b 984 writel((mask_l >> 32) & 0x7fffffff,
a33b0daa
PM		 985 source->base + CCN_XP_DT_CMP_MASK_L(wp) + 4);
986 writel(mask_h & 0xffffffff, source->base + CCN_XP_DT_CMP_MASK_H(wp));
987 writel((mask_h >> 32) & 0x0fffffff,
988 source->base + CCN_XP_DT_CMP_MASK_H(wp) + 4);
989}
990
991static void arm_ccn_pmu_xp_event_config(struct perf_event *event)
992{
993 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
994 struct hw_perf_event *hw = &event->hw;
995 struct arm_ccn_component *source =
996 ccn->dt.pmu_counters[hw->idx].source;
997 u32 val, id;
998
999 hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__XP_PMU_EVENT(hw->config_base);
1000
1001 id = (CCN_CONFIG_VC(event->attr.config) << 4) |
90d11e26 1002 (CCN_CONFIG_BUS(event->attr.config) << 3) |
a33b0daa
PM		 1003 (CCN_CONFIG_EVENT(event->attr.config) << 0);
1004
1005 val = readl(source->base + CCN_XP_PMU_EVENT_SEL);
1006 val &= ~(CCN_XP_PMU_EVENT_SEL__ID__MASK <<
1007 CCN_XP_PMU_EVENT_SEL__ID__SHIFT(hw->config_base));
1008 val |= id << CCN_XP_PMU_EVENT_SEL__ID__SHIFT(hw->config_base);
1009 writel(val, source->base + CCN_XP_PMU_EVENT_SEL);
1010}
1011
1012static void arm_ccn_pmu_node_event_config(struct perf_event *event)
1013{
1014 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
1015 struct hw_perf_event *hw = &event->hw;
1016 struct arm_ccn_component *source =
1017 ccn->dt.pmu_counters[hw->idx].source;
1018 u32 type = CCN_CONFIG_TYPE(event->attr.config);
1019 u32 val, port;
1020
1021 port = arm_ccn_node_to_xp_port(CCN_CONFIG_NODE(event->attr.config));
1022 hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__DEVICE_PMU_EVENT(port,
1023 hw->config_base);
1024
1025 /* These *_event_sel regs should be identical, but let's make sure... */
1026 BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL != CCN_SBAS_PMU_EVENT_SEL);
1027 BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL != CCN_RNI_PMU_EVENT_SEL);
1028 BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(1) !=
1029 CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(1));
1030 BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(1) !=
1031 CCN_RNI_PMU_EVENT_SEL__ID__SHIFT(1));
1032 BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL__ID__MASK !=
1033 CCN_SBAS_PMU_EVENT_SEL__ID__MASK);
1034 BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL__ID__MASK !=
1035 CCN_RNI_PMU_EVENT_SEL__ID__MASK);
1036 if (WARN_ON(type != CCN_TYPE_HNF && type != CCN_TYPE_SBAS &&
1037 !arm_ccn_pmu_type_eq(type, CCN_TYPE_RNI_3P)))
1038 return;
1039
1040 /* Set the event id for the pre-allocated counter */
1041 val = readl(source->base + CCN_HNF_PMU_EVENT_SEL);
1042 val &= ~(CCN_HNF_PMU_EVENT_SEL__ID__MASK <<
1043 CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(hw->config_base));
1044 val |= CCN_CONFIG_EVENT(event->attr.config) <<
1045 CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(hw->config_base);
1046 writel(val, source->base + CCN_HNF_PMU_EVENT_SEL);
1047}
1048
1049static void arm_ccn_pmu_event_config(struct perf_event *event)
1050{
1051 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
1052 struct hw_perf_event *hw = &event->hw;
1053 u32 xp, offset, val;
1054
1055 /* Cycle counter requires no setup */
1056 if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER)
1057 return;
1058
1059 if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP)
1060 xp = CCN_CONFIG_XP(event->attr.config);
1061 else
1062 xp = arm_ccn_node_to_xp(CCN_CONFIG_NODE(event->attr.config));
1063
1064 spin_lock(&ccn->dt.config_lock);
1065
1066 /* Set the DT bus "distance" register */
1067 offset = (hw->idx / 4) * 4;
1068 val = readl(ccn->dt.base + CCN_DT_ACTIVE_DSM + offset);
1069 val &= ~(CCN_DT_ACTIVE_DSM__DSM_ID__MASK <<
1070 CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(hw->idx % 4));
1071 val |= xp << CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(hw->idx % 4);
1072 writel(val, ccn->dt.base + CCN_DT_ACTIVE_DSM + offset);
1073
1074 if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP) {
1075 if (CCN_CONFIG_EVENT(event->attr.config) ==
1076 CCN_EVENT_WATCHPOINT)
1077 arm_ccn_pmu_xp_watchpoint_config(event);
1078 else
1079 arm_ccn_pmu_xp_event_config(event);
1080 } else {
1081 arm_ccn_pmu_node_event_config(event);
1082 }
1083
1084 spin_unlock(&ccn->dt.config_lock);
1085}
1086
5b1e01f3
MR		 1087static int arm_ccn_pmu_active_counters(struct arm_ccn *ccn)
1088{
1089 return bitmap_weight(ccn->dt.pmu_counters_mask,
1090 CCN_NUM_PMU_EVENT_COUNTERS + 1);
1091}
1092
a33b0daa
PM		 1093static int arm_ccn_pmu_event_add(struct perf_event *event, int flags)
1094{
57006d3e 1095 int err;
a33b0daa 1096 struct hw_perf_event *hw = &event->hw;
5b1e01f3 1097 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
a33b0daa 1098
57006d3e
PM		 1099 err = arm_ccn_pmu_event_alloc(event);
1100 if (err)
1101 return err;
1102
5b1e01f3
MR		 1103 /*
1104 * Pin the timer, so that the overflows are handled by the chosen
1105 * event->cpu (this is the same one as presented in "cpumask"
1106 * attribute).
1107 */
1108 if (!ccn->irq && arm_ccn_pmu_active_counters(ccn) == 1)
1109 hrtimer_start(&ccn->dt.hrtimer, arm_ccn_pmu_timer_period(),
1110 HRTIMER_MODE_REL_PINNED);
1111
a33b0daa
PM		 1112 arm_ccn_pmu_event_config(event);
1113
1114 hw->state = PERF_HES_STOPPED;
1115
1116 if (flags & PERF_EF_START)
1117 arm_ccn_pmu_event_start(event, PERF_EF_UPDATE);
1118
1119 return 0;
1120}
1121
1122static void arm_ccn_pmu_event_del(struct perf_event *event, int flags)
1123{
5b1e01f3
MR		 1124 struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu);
1125
a33b0daa 1126 arm_ccn_pmu_event_stop(event, PERF_EF_UPDATE);
57006d3e
PM		 1127
1128 arm_ccn_pmu_event_release(event);
5b1e01f3
MR		 1129
1130 if (!ccn->irq && arm_ccn_pmu_active_counters(ccn) == 0)
1131 hrtimer_cancel(&ccn->dt.hrtimer);
a33b0daa
PM		 1132}
1133
1134static void arm_ccn_pmu_event_read(struct perf_event *event)
1135{
1136 arm_ccn_pmu_event_update(event);
1137}
1138
d662ed2e
MR		 1139static void arm_ccn_pmu_enable(struct pmu *pmu)
1140{
1141 struct arm_ccn *ccn = pmu_to_arm_ccn(pmu);
1142
1143 u32 val = readl(ccn->dt.base + CCN_DT_PMCR);
1144 val |= CCN_DT_PMCR__PMU_EN;
1145 writel(val, ccn->dt.base + CCN_DT_PMCR);
1146}
1147
1148static void arm_ccn_pmu_disable(struct pmu *pmu)
1149{
1150 struct arm_ccn *ccn = pmu_to_arm_ccn(pmu);
1151
1152 u32 val = readl(ccn->dt.base + CCN_DT_PMCR);
1153 val &= ~CCN_DT_PMCR__PMU_EN;
1154 writel(val, ccn->dt.base + CCN_DT_PMCR);
1155}
1156
a33b0daa
PM		 1157static irqreturn_t arm_ccn_pmu_overflow_handler(struct arm_ccn_dt *dt)
1158{
1159 u32 pmovsr = readl(dt->base + CCN_DT_PMOVSR);
1160 int idx;
1161
1162 if (!pmovsr)
1163 return IRQ_NONE;
1164
1165 writel(pmovsr, dt->base + CCN_DT_PMOVSR_CLR);
1166
1167 BUILD_BUG_ON(CCN_IDX_PMU_CYCLE_COUNTER != CCN_NUM_PMU_EVENT_COUNTERS);
1168
1169 for (idx = 0; idx < CCN_NUM_PMU_EVENT_COUNTERS + 1; idx++) {
1170 struct perf_event *event = dt->pmu_counters[idx].event;
1171 int overflowed = pmovsr & BIT(idx);
1172
fa637bf0
PM		 1173 WARN_ON_ONCE(overflowed && !event &&
1174 idx != CCN_IDX_PMU_CYCLE_COUNTER);
a33b0daa
PM		 1175
1176 if (!event || !overflowed)
1177 continue;
1178
1179 arm_ccn_pmu_event_update(event);
1180 }
1181
1182 return IRQ_HANDLED;
1183}
1184
1185static enum hrtimer_restart arm_ccn_pmu_timer_handler(struct hrtimer *hrtimer)
1186{
1187 struct arm_ccn_dt *dt = container_of(hrtimer, struct arm_ccn_dt,
1188 hrtimer);
1189 unsigned long flags;
1190
1191 local_irq_save(flags);
1192 arm_ccn_pmu_overflow_handler(dt);
1193 local_irq_restore(flags);
1194
1195 hrtimer_forward_now(hrtimer, arm_ccn_pmu_timer_period());
1196 return HRTIMER_RESTART;
1197}
1198
1199
8df03872 1200static int arm_ccn_pmu_offline_cpu(unsigned int cpu, struct hlist_node *node)
ffa41524 1201{
8df03872
SAS		 1202 struct arm_ccn_dt *dt = hlist_entry_safe(node, struct arm_ccn_dt, node);
1203 struct arm_ccn *ccn = container_of(dt, struct arm_ccn, dt);
ffa41524
PM		 1204 unsigned int target;
1205
9bcb929f 1206 if (cpu != dt->cpu)
8df03872
SAS		 1207 return 0;
1208 target = cpumask_any_but(cpu_online_mask, cpu);
1209 if (target >= nr_cpu_ids)
1210 return 0;
1211 perf_pmu_migrate_context(&dt->pmu, cpu, target);
9bcb929f 1212 dt->cpu = target;
8df03872 1213 if (ccn->irq)
9bcb929f 1214 WARN_ON(irq_set_affinity_hint(ccn->irq, cpumask_of(dt->cpu)));
fdc15a36 1215 return 0;
ffa41524
PM		 1216}
1217
a33b0daa
PM		 1218static DEFINE_IDA(arm_ccn_pmu_ida);
1219
1220static int arm_ccn_pmu_init(struct arm_ccn *ccn)
1221{
1222 int i;
1223 char *name;
ffa41524 1224 int err;
a33b0daa
PM		 1225
1226 /* Initialize DT subsystem */
1227 ccn->dt.base = ccn->base + CCN_REGION_SIZE;
1228 spin_lock_init(&ccn->dt.config_lock);
fa637bf0 1229 writel(CCN_DT_PMOVSR_CLR__MASK, ccn->dt.base + CCN_DT_PMOVSR_CLR);
a33b0daa
PM		 1230 writel(CCN_DT_CTL__DT_EN, ccn->dt.base + CCN_DT_CTL);
1231 writel(CCN_DT_PMCR__OVFL_INTR_EN | CCN_DT_PMCR__PMU_EN,
1232 ccn->dt.base + CCN_DT_PMCR);
1233 writel(0x1, ccn->dt.base + CCN_DT_PMSR_CLR);
1234 for (i = 0; i < ccn->num_xps; i++) {
1235 writel(0, ccn->xp[i].base + CCN_XP_DT_CONFIG);
1236 writel((CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS <<
1237 CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(0)) |
1238 (CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS <<
1239 CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(1)) |
1240 CCN_XP_DT_CONTROL__DT_ENABLE,
1241 ccn->xp[i].base + CCN_XP_DT_CONTROL);
1242 }
1243 ccn->dt.cmp_mask[CCN_IDX_MASK_ANY].l = ~0;
1244 ccn->dt.cmp_mask[CCN_IDX_MASK_ANY].h = ~0;
1245 ccn->dt.cmp_mask[CCN_IDX_MASK_EXACT].l = 0;
1246 ccn->dt.cmp_mask[CCN_IDX_MASK_EXACT].h = 0;
1247 ccn->dt.cmp_mask[CCN_IDX_MASK_ORDER].l = ~0;
1248 ccn->dt.cmp_mask[CCN_IDX_MASK_ORDER].h = ~(0x1 << 15);
1249 ccn->dt.cmp_mask[CCN_IDX_MASK_OPCODE].l = ~0;
1250 ccn->dt.cmp_mask[CCN_IDX_MASK_OPCODE].h = ~(0x1f << 9);
1251
1252 /* Get a convenient /sys/event_source/devices/ name */
1253 ccn->dt.id = ida_simple_get(&arm_ccn_pmu_ida, 0, 0, GFP_KERNEL);
1254 if (ccn->dt.id == 0) {
1255 name = "ccn";
1256 } else {
0f9afd36
CJ		 1257 name = devm_kasprintf(ccn->dev, GFP_KERNEL, "ccn_%d",
1258 ccn->dt.id);
24771179
CJ		 1259 if (!name) {
1260 err = -ENOMEM;
1261 goto error_choose_name;
1262 }
a33b0daa
PM		 1263 }
1264
1265 /* Perf driver registration */
1266 ccn->dt.pmu = (struct pmu) {
c7f5828b 1267 .module = THIS_MODULE,
a33b0daa
PM		 1268 .attr_groups = arm_ccn_pmu_attr_groups,
1269 .task_ctx_nr = perf_invalid_context,
1270 .event_init = arm_ccn_pmu_event_init,
1271 .add = arm_ccn_pmu_event_add,
1272 .del = arm_ccn_pmu_event_del,
1273 .start = arm_ccn_pmu_event_start,
1274 .stop = arm_ccn_pmu_event_stop,
1275 .read = arm_ccn_pmu_event_read,
d662ed2e
MR		 1276 .pmu_enable = arm_ccn_pmu_enable,
1277 .pmu_disable = arm_ccn_pmu_disable,
30656398 1278 .capabilities = PERF_PMU_CAP_NO_EXCLUDE,
a33b0daa
PM		 1279 };
1280
1281 /* No overflow interrupt? Have to use a timer instead. */
ffa41524 1282 if (!ccn->irq) {
a33b0daa
PM		 1283 dev_info(ccn->dev, "No access to interrupts, using timer.\n");
1284 hrtimer_init(&ccn->dt.hrtimer, CLOCK_MONOTONIC,
1285 HRTIMER_MODE_REL);
1286 ccn->dt.hrtimer.function = arm_ccn_pmu_timer_handler;
1287 }
1288
ffa41524 1289 /* Pick one CPU which we will use to collect data from CCN... */
9bcb929f 1290 ccn->dt.cpu = raw_smp_processor_id();
ffa41524 1291
ffa41524
PM		 1292 /* Also make sure that the overflow interrupt is handled by this CPU */
1293 if (ccn->irq) {
9bcb929f 1294 err = irq_set_affinity_hint(ccn->irq, cpumask_of(ccn->dt.cpu));
ffa41524
PM		 1295 if (err) {
1296 dev_err(ccn->dev, "Failed to set interrupt affinity!\n");
1297 goto error_set_affinity;
1298 }
1299 }
1300
9bcb929f
RM		 1301 cpuhp_state_add_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE,
1302 &ccn->dt.node);
1303
ffa41524
PM		 1304 err = perf_pmu_register(&ccn->dt.pmu, name, -1);
1305 if (err)
1306 goto error_pmu_register;
1307
1308 return 0;
1309
1310error_pmu_register:
9bcb929f
RM		 1311 cpuhp_state_remove_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE,
1312 &ccn->dt.node);
ffa41524 1313error_set_affinity:
24771179 1314error_choose_name:
ffa41524
PM		 1315 ida_simple_remove(&arm_ccn_pmu_ida, ccn->dt.id);
1316 for (i = 0; i < ccn->num_xps; i++)
1317 writel(0, ccn->xp[i].base + CCN_XP_DT_CONTROL);
1318 writel(0, ccn->dt.base + CCN_DT_PMCR);
1319 return err;
a33b0daa
PM		 1320}
1321
1322static void arm_ccn_pmu_cleanup(struct arm_ccn *ccn)
1323{
1324 int i;
1325
8df03872
SAS		 1326 cpuhp_state_remove_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE,
1327 &ccn->dt.node);
5420f9fd
SP		 1328 if (ccn->irq)
1329 irq_set_affinity_hint(ccn->irq, NULL);
a33b0daa
PM		 1330 for (i = 0; i < ccn->num_xps; i++)
1331 writel(0, ccn->xp[i].base + CCN_XP_DT_CONTROL);
1332 writel(0, ccn->dt.base + CCN_DT_PMCR);
1333 perf_pmu_unregister(&ccn->dt.pmu);
1334 ida_simple_remove(&arm_ccn_pmu_ida, ccn->dt.id);
1335}
1336
a33b0daa
PM		 1337static int arm_ccn_for_each_valid_region(struct arm_ccn *ccn,
1338 int (*callback)(struct arm_ccn *ccn, int region,
1339 void __iomem *base, u32 type, u32 id))
1340{
1341 int region;
1342
1343 for (region = 0; region < CCN_NUM_REGIONS; region++) {
1344 u32 val, type, id;
1345 void __iomem *base;
1346 int err;
1347
1348 val = readl(ccn->base + CCN_MN_OLY_COMP_LIST_63_0 +
1349 4 * (region / 32));
1350 if (!(val & (1 << (region % 32))))
1351 continue;
1352
1353 base = ccn->base + region * CCN_REGION_SIZE;
1354 val = readl(base + CCN_ALL_OLY_ID);
1355 type = (val >> CCN_ALL_OLY_ID__OLY_ID__SHIFT) &
1356 CCN_ALL_OLY_ID__OLY_ID__MASK;
1357 id = (val >> CCN_ALL_OLY_ID__NODE_ID__SHIFT) &
1358 CCN_ALL_OLY_ID__NODE_ID__MASK;
1359
1360 err = callback(ccn, region, base, type, id);
1361 if (err)
1362 return err;
1363 }
1364
1365 return 0;
1366}
1367
1368static int arm_ccn_get_nodes_num(struct arm_ccn *ccn, int region,
1369 void __iomem *base, u32 type, u32 id)
1370{
1371
1372 if (type == CCN_TYPE_XP && id >= ccn->num_xps)
1373 ccn->num_xps = id + 1;
1374 else if (id >= ccn->num_nodes)
1375 ccn->num_nodes = id + 1;
1376
1377 return 0;
1378}
1379
1380static int arm_ccn_init_nodes(struct arm_ccn *ccn, int region,
1381 void __iomem *base, u32 type, u32 id)
1382{
1383 struct arm_ccn_component *component;
1384
1385 dev_dbg(ccn->dev, "Region %d: id=%u, type=0x%02x\n", region, id, type);
1386
1387 switch (type) {
1388 case CCN_TYPE_MN:
4e486cba
PM		 1389 ccn->mn_id = id;
1390 return 0;
a33b0daa
PM		 1391 case CCN_TYPE_DT:
1392 return 0;
1393 case CCN_TYPE_XP:
1394 component = &ccn->xp[id];
1395 break;
1396 case CCN_TYPE_SBSX:
1397 ccn->sbsx_present = 1;
1398 component = &ccn->node[id];
1399 break;
1400 case CCN_TYPE_SBAS:
1401 ccn->sbas_present = 1;
df561f66 1402 fallthrough;
a33b0daa
PM		 1403 default:
1404 component = &ccn->node[id];
1405 break;
1406 }
1407
1408 component->base = base;
1409 component->type = type;
1410
1411 return 0;
1412}
1413
1414
1415static irqreturn_t arm_ccn_error_handler(struct arm_ccn *ccn,
1416 const u32 *err_sig_val)
1417{
1418 /* This should be really handled by firmware... */
1419 dev_err(ccn->dev, "Error reported in %08x%08x%08x%08x%08x%08x.\n",
1420 err_sig_val[5], err_sig_val[4], err_sig_val[3],
1421 err_sig_val[2], err_sig_val[1], err_sig_val[0]);
1422 dev_err(ccn->dev, "Disabling interrupt generation for all errors.\n");
1423 writel(CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLE,
1424 ccn->base + CCN_MN_ERRINT_STATUS);
1425
1426 return IRQ_HANDLED;
1427}
1428
1429
1430static irqreturn_t arm_ccn_irq_handler(int irq, void *dev_id)
1431{
1432 irqreturn_t res = IRQ_NONE;
1433 struct arm_ccn *ccn = dev_id;
1434 u32 err_sig_val[6];
1435 u32 err_or;
1436 int i;
1437
1438 /* PMU overflow is a special case */
1439 err_or = err_sig_val[0] = readl(ccn->base + CCN_MN_ERR_SIG_VAL_63_0);
1440 if (err_or & CCN_MN_ERR_SIG_VAL_63_0__DT) {
1441 err_or &= ~CCN_MN_ERR_SIG_VAL_63_0__DT;
1442 res = arm_ccn_pmu_overflow_handler(&ccn->dt);
1443 }
1444
1445 /* Have to read all err_sig_vals to clear them */
1446 for (i = 1; i < ARRAY_SIZE(err_sig_val); i++) {
1447 err_sig_val[i] = readl(ccn->base +
1448 CCN_MN_ERR_SIG_VAL_63_0 + i * 4);
1449 err_or |= err_sig_val[i];
1450 }
1451 if (err_or)
1452 res |= arm_ccn_error_handler(ccn, err_sig_val);
1453
1454 if (res != IRQ_NONE)
1455 writel(CCN_MN_ERRINT_STATUS__INTREQ__DESSERT,
1456 ccn->base + CCN_MN_ERRINT_STATUS);
1457
1458 return res;
1459}
1460
1461
1462static int arm_ccn_probe(struct platform_device *pdev)
1463{
1464 struct arm_ccn *ccn;
1465 struct resource *res;
ffa41524 1466 unsigned int irq;
a33b0daa
PM		 1467 int err;
1468
1469 ccn = devm_kzalloc(&pdev->dev, sizeof(*ccn), GFP_KERNEL);
1470 if (!ccn)
1471 return -ENOMEM;
1472 ccn->dev = &pdev->dev;
1473 platform_set_drvdata(pdev, ccn);
1474
1c8d96b4 1475 ccn->base = devm_platform_ioremap_resource(pdev, 0);
809092dc
SH		 1476 if (IS_ERR(ccn->base))
1477 return PTR_ERR(ccn->base);
a33b0daa
PM		 1478
1479 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1480 if (!res)
1481 return -EINVAL;
ffa41524 1482 irq = res->start;
a33b0daa
PM		 1483
1484 /* Check if we can use the interrupt */
1485 writel(CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLE,
1486 ccn->base + CCN_MN_ERRINT_STATUS);
1487 if (readl(ccn->base + CCN_MN_ERRINT_STATUS) &
1488 CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLED) {
1489 /* Can set 'disable' bits, so can acknowledge interrupts */
1490 writel(CCN_MN_ERRINT_STATUS__PMU_EVENTS__ENABLE,
1491 ccn->base + CCN_MN_ERRINT_STATUS);
0811ef7e
MR		 1492 err = devm_request_irq(ccn->dev, irq, arm_ccn_irq_handler,
1493 IRQF_NOBALANCING | IRQF_NO_THREAD,
1494 dev_name(ccn->dev), ccn);
a33b0daa
PM		 1495 if (err)
1496 return err;
1497
ffa41524 1498 ccn->irq = irq;
a33b0daa
PM		 1499 }
1500
1501
1502 /* Build topology */
1503
1504 err = arm_ccn_for_each_valid_region(ccn, arm_ccn_get_nodes_num);
1505 if (err)
1506 return err;
1507
0a240c5b
ME		 1508 ccn->node = devm_kcalloc(ccn->dev, ccn->num_nodes, sizeof(*ccn->node),
1509 GFP_KERNEL);
1510 ccn->xp = devm_kcalloc(ccn->dev, ccn->num_xps, sizeof(*ccn->node),
1511 GFP_KERNEL);
a33b0daa
PM		 1512 if (!ccn->node || !ccn->xp)
1513 return -ENOMEM;
1514
1515 err = arm_ccn_for_each_valid_region(ccn, arm_ccn_init_nodes);
1516 if (err)
1517 return err;
1518
1519 return arm_ccn_pmu_init(ccn);
1520}
1521
1522static int arm_ccn_remove(struct platform_device *pdev)
1523{
1524 struct arm_ccn *ccn = platform_get_drvdata(pdev);
1525
1526 arm_ccn_pmu_cleanup(ccn);
1527
1528 return 0;
1529}
1530
1531static const struct of_device_id arm_ccn_match[] = {
2941be21 1532 { .compatible = "arm,ccn-502", },
a33b0daa 1533 { .compatible = "arm,ccn-504", },
126b0a17 1534 { .compatible = "arm,ccn-512", },
a33b0daa
PM		 1535 {},
1536};
60aba820 1537MODULE_DEVICE_TABLE(of, arm_ccn_match);
a33b0daa
PM		 1538
1539static struct platform_driver arm_ccn_driver = {
1540 .driver = {
1541 .name = "arm-ccn",
1542 .of_match_table = arm_ccn_match,
f32ed8eb 1543 .suppress_bind_attrs = true,
a33b0daa
PM		 1544 },
1545 .probe = arm_ccn_probe,
1546 .remove = arm_ccn_remove,
1547};
1548
1549static int __init arm_ccn_init(void)
1550{
fdc15a36
SAS		 1551 int i, ret;
1552
8df03872 1553 ret = cpuhp_setup_state_multi(CPUHP_AP_PERF_ARM_CCN_ONLINE,
73c1b41e 1554 "perf/arm/ccn:online", NULL,
8df03872 1555 arm_ccn_pmu_offline_cpu);
fdc15a36
SAS		 1556 if (ret)
1557 return ret;
a33b0daa
PM		 1558
1559 for (i = 0; i < ARRAY_SIZE(arm_ccn_pmu_events); i++)
1560 arm_ccn_pmu_events_attrs[i] = &arm_ccn_pmu_events[i].attr.attr;
1561
26242b33
TG		 1562 ret = platform_driver_register(&arm_ccn_driver);
1563 if (ret)
1564 cpuhp_remove_multi_state(CPUHP_AP_PERF_ARM_CCN_ONLINE);
1565 return ret;
a33b0daa
PM		 1566}
1567
1568static void __exit arm_ccn_exit(void)
1569{
1570 platform_driver_unregister(&arm_ccn_driver);
b69f63eb 1571 cpuhp_remove_multi_state(CPUHP_AP_PERF_ARM_CCN_ONLINE);
a33b0daa
PM		 1572}
1573
1574module_init(arm_ccn_init);
1575module_exit(arm_ccn_exit);
1576
1577MODULE_AUTHOR("Pawel Moll <pawel.moll@arm.com>");
75dc3441 1578MODULE_LICENSE("GPL v2");
Linux 6.x block layer and io_uring tree(s)