dm: fix dm-raid crash if md_handle_request() splits bio
[linux-block.git] / drivers / pcmcia / omap_cf.c
CommitLineData
2874c5fd 1// SPDX-License-Identifier: GPL-2.0-or-later
f74e48a5
DB
2/*
3 * omap_cf.c -- OMAP 16xx CompactFlash controller driver
4 *
5 * Copyright (c) 2005 David Brownell
f74e48a5
DB
6 */
7
8#include <linux/module.h>
9#include <linux/kernel.h>
d052d1be 10#include <linux/platform_device.h>
f74e48a5
DB
11#include <linux/errno.h>
12#include <linux/init.h>
13#include <linux/delay.h>
14#include <linux/interrupt.h>
5a0e3ad6 15#include <linux/slab.h>
f74e48a5
DB
16
17#include <pcmcia/ss.h>
18
f74e48a5 19#include <asm/io.h>
87dfb311 20#include <linux/sizes.h>
f74e48a5 21
d87d44f7
AB
22#include <linux/soc/ti/omap1-io.h>
23#include <linux/soc/ti/omap1-soc.h>
24#include <linux/soc/ti/omap1-mux.h>
f74e48a5
DB
25
26/* NOTE: don't expect this to support many I/O cards. The 16xx chips have
27 * hard-wired timings to support Compact Flash memory cards; they won't work
28 * with various other devices (like WLAN adapters) without some external
29 * logic to help out.
30 *
31 * NOTE: CF controller docs disagree with address space docs as to where
32 * CF_BASE really lives; this is a doc erratum.
33 */
34#define CF_BASE 0xfffe2800
35
36/* status; read after IRQ */
030b1545 37#define CF_STATUS (CF_BASE + 0x00)
f74e48a5
DB
38# define CF_STATUS_BAD_READ (1 << 2)
39# define CF_STATUS_BAD_WRITE (1 << 1)
40# define CF_STATUS_CARD_DETECT (1 << 0)
41
42/* which chipselect (CS0..CS3) is used for CF (active low) */
030b1545 43#define CF_CFG (CF_BASE + 0x02)
f74e48a5
DB
44
45/* card reset */
030b1545 46#define CF_CONTROL (CF_BASE + 0x04)
f74e48a5
DB
47# define CF_CONTROL_RESET (1 << 0)
48
030b1545 49#define omap_cf_present() (!(omap_readw(CF_STATUS) & CF_STATUS_CARD_DETECT))
f74e48a5
DB
50
51/*--------------------------------------------------------------------------*/
52
53static const char driver_name[] = "omap_cf";
54
55struct omap_cf_socket {
56 struct pcmcia_socket socket;
57
58 struct timer_list timer;
59 unsigned present:1;
60 unsigned active:1;
61
62 struct platform_device *pdev;
63 unsigned long phys_cf;
64 u_int irq;
dcb9c392 65 struct resource iomem;
f74e48a5
DB
66};
67
68#define POLL_INTERVAL (2 * HZ)
69
f74e48a5
DB
70/*--------------------------------------------------------------------------*/
71
72static int omap_cf_ss_init(struct pcmcia_socket *s)
73{
74 return 0;
75}
76
77/* the timer is primarily to kick this socket's pccardd */
41760d0e 78static void omap_cf_timer(struct timer_list *t)
f74e48a5 79{
41760d0e 80 struct omap_cf_socket *cf = from_timer(cf, t, timer);
f74e48a5
DB
81 unsigned present = omap_cf_present();
82
83 if (present != cf->present) {
84 cf->present = present;
85 pr_debug("%s: card %s\n", driver_name,
86 present ? "present" : "gone");
87 pcmcia_parse_events(&cf->socket, SS_DETECT);
88 }
89
90 if (cf->active)
91 mod_timer(&cf->timer, jiffies + POLL_INTERVAL);
92}
93
94/* This irq handler prevents "irqNNN: nobody cared" messages as drivers
95 * claim the card's IRQ. It may also detect some card insertions, but
96 * not removals; it can't always eliminate timer irqs.
97 */
7d12e780 98static irqreturn_t omap_cf_irq(int irq, void *_cf)
f74e48a5 99{
439dc05f
KC
100 struct omap_cf_socket *cf = (struct omap_cf_socket *)_cf;
101
102 omap_cf_timer(&cf->timer);
f74e48a5
DB
103 return IRQ_HANDLED;
104}
105
106static int omap_cf_get_status(struct pcmcia_socket *s, u_int *sp)
107{
108 if (!sp)
109 return -EINVAL;
110
dcb9c392 111 /* NOTE CF is always 3VCARD */
f74e48a5
DB
112 if (omap_cf_present()) {
113 struct omap_cf_socket *cf;
114
115 *sp = SS_READY | SS_DETECT | SS_POWERON | SS_3VCARD;
116 cf = container_of(s, struct omap_cf_socket, socket);
6f840afb 117 s->pcmcia_irq = 0;
dcb9c392 118 s->pci_irq = cf->irq;
f74e48a5
DB
119 } else
120 *sp = 0;
121 return 0;
122}
123
124static int
125omap_cf_set_socket(struct pcmcia_socket *sock, struct socket_state_t *s)
126{
127 u16 control;
128
dcb9c392 129 /* REVISIT some non-OSK boards may support power switching */
f74e48a5
DB
130 switch (s->Vcc) {
131 case 0:
132 case 33:
133 break;
134 default:
135 return -EINVAL;
136 }
137
030b1545 138 control = omap_readw(CF_CONTROL);
f74e48a5 139 if (s->flags & SS_RESET)
030b1545 140 omap_writew(CF_CONTROL_RESET, CF_CONTROL);
f74e48a5 141 else
030b1545 142 omap_writew(0, CF_CONTROL);
f74e48a5
DB
143
144 pr_debug("%s: Vcc %d, io_irq %d, flags %04x csc %04x\n",
145 driver_name, s->Vcc, s->io_irq, s->flags, s->csc_mask);
146
147 return 0;
148}
149
150static int omap_cf_ss_suspend(struct pcmcia_socket *s)
151{
2e11cb4c 152 pr_debug("%s: %s\n", driver_name, __func__);
f74e48a5
DB
153 return omap_cf_set_socket(s, &dead_socket);
154}
155
156/* regions are 2K each: mem, attrib, io (and reserved-for-ide) */
157
158static int
159omap_cf_set_io_map(struct pcmcia_socket *s, struct pccard_io_map *io)
160{
161 struct omap_cf_socket *cf;
162
163 cf = container_of(s, struct omap_cf_socket, socket);
164 io->flags &= MAP_ACTIVE|MAP_ATTRIB|MAP_16BIT;
165 io->start = cf->phys_cf + SZ_4K;
166 io->stop = io->start + SZ_2K - 1;
167 return 0;
168}
169
170static int
171omap_cf_set_mem_map(struct pcmcia_socket *s, struct pccard_mem_map *map)
172{
173 struct omap_cf_socket *cf;
174
175 if (map->card_start)
176 return -EINVAL;
177 cf = container_of(s, struct omap_cf_socket, socket);
178 map->static_start = cf->phys_cf;
179 map->flags &= MAP_ACTIVE|MAP_ATTRIB|MAP_16BIT;
180 if (map->flags & MAP_ATTRIB)
181 map->static_start += SZ_2K;
182 return 0;
183}
184
185static struct pccard_operations omap_cf_ops = {
186 .init = omap_cf_ss_init,
187 .suspend = omap_cf_ss_suspend,
188 .get_status = omap_cf_get_status,
189 .set_socket = omap_cf_set_socket,
190 .set_io_map = omap_cf_set_io_map,
191 .set_mem_map = omap_cf_set_mem_map,
192};
193
194/*--------------------------------------------------------------------------*/
195
196/*
197 * NOTE: right now the only board-specific platform_data is
198 * "what chipselect is used". Boards could want more.
199 */
200
b6d2cccb 201static int __init omap_cf_probe(struct platform_device *pdev)
f74e48a5
DB
202{
203 unsigned seg;
204 struct omap_cf_socket *cf;
f74e48a5
DB
205 int irq;
206 int status;
d87d44f7 207 struct resource *res;
df99e7bb 208 struct resource iospace = DEFINE_RES_IO(SZ_64, SZ_4K);
f74e48a5 209
b6d2cccb 210 seg = (int) pdev->dev.platform_data;
f74e48a5
DB
211 if (seg == 0 || seg > 3)
212 return -ENODEV;
213
214 /* either CFLASH.IREQ (INT_1610_CF) or some GPIO */
215 irq = platform_get_irq(pdev, 0);
48944738 216 if (irq < 0)
f74e48a5
DB
217 return -EINVAL;
218
d87d44f7
AB
219 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
220
cd861280 221 cf = kzalloc(sizeof *cf, GFP_KERNEL);
f74e48a5
DB
222 if (!cf)
223 return -ENOMEM;
41760d0e 224 timer_setup(&cf->timer, omap_cf_timer, 0);
f74e48a5
DB
225
226 cf->pdev = pdev;
b6d2cccb 227 platform_set_drvdata(pdev, cf);
f74e48a5
DB
228
229 /* this primarily just shuts up irq handling noise */
dace1453 230 status = request_irq(irq, omap_cf_irq, IRQF_SHARED,
f74e48a5
DB
231 driver_name, cf);
232 if (status < 0)
233 goto fail0;
234 cf->irq = irq;
235 cf->socket.pci_irq = irq;
d87d44f7 236 cf->phys_cf = res->start;
f74e48a5
DB
237
238 /* pcmcia layer only remaps "real" memory */
df99e7bb
AB
239 cf->socket.io_offset = iospace.start;
240 status = pci_remap_iospace(&iospace, cf->phys_cf + SZ_4K);
241 if (status) {
70d3a462 242 status = -ENOMEM;
f74e48a5 243 goto fail1;
70d3a462 244 }
f74e48a5 245
70d3a462
WS
246 if (!request_mem_region(cf->phys_cf, SZ_8K, driver_name)) {
247 status = -ENXIO;
f74e48a5 248 goto fail1;
70d3a462 249 }
f74e48a5
DB
250
251 /* NOTE: CF conflicts with MMC1 */
252 omap_cfg_reg(W11_1610_CF_CD1);
253 omap_cfg_reg(P11_1610_CF_CD2);
254 omap_cfg_reg(R11_1610_CF_IOIS16);
255 omap_cfg_reg(V10_1610_CF_IREQ);
256 omap_cfg_reg(W10_1610_CF_RESET);
257
030b1545 258 omap_writew(~(1 << seg), CF_CFG);
f74e48a5
DB
259
260 pr_info("%s: cs%d on irq %d\n", driver_name, seg, irq);
261
f74e48a5
DB
262 /* CF uses armxor_ck, which is "always" available */
263
264 pr_debug("%s: sts %04x cfg %04x control %04x %s\n", driver_name,
030b1545
TL
265 omap_readw(CF_STATUS), omap_readw(CF_CFG),
266 omap_readw(CF_CONTROL),
f74e48a5
DB
267 omap_cf_present() ? "present" : "(not present)");
268
269 cf->socket.owner = THIS_MODULE;
b6d2cccb 270 cf->socket.dev.parent = &pdev->dev;
f74e48a5
DB
271 cf->socket.ops = &omap_cf_ops;
272 cf->socket.resource_ops = &pccard_static_ops;
273 cf->socket.features = SS_CAP_PCCARD | SS_CAP_STATIC_MAP
274 | SS_CAP_MEM_ALIGN;
275 cf->socket.map_size = SZ_2K;
dcb9c392 276 cf->socket.io[0].res = &cf->iomem;
f74e48a5
DB
277
278 status = pcmcia_register_socket(&cf->socket);
279 if (status < 0)
280 goto fail2;
281
282 cf->active = 1;
283 mod_timer(&cf->timer, jiffies + POLL_INTERVAL);
284 return 0;
285
286fail2:
f74e48a5
DB
287 release_mem_region(cf->phys_cf, SZ_8K);
288fail1:
289 free_irq(irq, cf);
290fail0:
291 kfree(cf);
292 return status;
293}
294
b6d2cccb 295static int __exit omap_cf_remove(struct platform_device *pdev)
f74e48a5 296{
b6d2cccb 297 struct omap_cf_socket *cf = platform_get_drvdata(pdev);
f74e48a5
DB
298
299 cf->active = 0;
300 pcmcia_unregister_socket(&cf->socket);
301 del_timer_sync(&cf->timer);
f74e48a5
DB
302 release_mem_region(cf->phys_cf, SZ_8K);
303 free_irq(cf->irq, cf);
304 kfree(cf);
305 return 0;
306}
307
b6d2cccb
DB
308static struct platform_driver omap_cf_driver = {
309 .driver = {
7c8c5673 310 .name = driver_name,
b6d2cccb
DB
311 },
312 .remove = __exit_p(omap_cf_remove),
f74e48a5
DB
313};
314
315static int __init omap_cf_init(void)
316{
317 if (cpu_is_omap16xx())
b6d2cccb 318 return platform_driver_probe(&omap_cf_driver, omap_cf_probe);
dcb9c392 319 return -ENODEV;
f74e48a5
DB
320}
321
322static void __exit omap_cf_exit(void)
323{
324 if (cpu_is_omap16xx())
b6d2cccb 325 platform_driver_unregister(&omap_cf_driver);
f74e48a5
DB
326}
327
328module_init(omap_cf_init);
329module_exit(omap_cf_exit);
330
331MODULE_DESCRIPTION("OMAP CF Driver");
332MODULE_LICENSE("GPL");
12c2c019 333MODULE_ALIAS("platform:omap_cf");